

# **MIPS® PDtrace™ Specification**

Document Number: MD00439 Revision 7.50 December 19, 2012

MIPS Technologies, Inc. 955 East Arques Avenue Sunnyvale, CA 94085-4521

Copyright © 2001-2010,2012 MIPS Technologies Inc. All rights reserved.



Copyright © 2001-2010,2012 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS73, MIPS32, MIPS64, microMIPS32, microMIPS64, MIPS-3D, MIPS16, MIPS16e, MIPS-Based, MIPSsim, MIPSpro, MIPS-VERIFIED, Aptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074Kc, 1074Kc, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries. All other trademarks referred to herein are the property of their respective owners.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.02, Built with tags: 2B MIPS32

## **Table of Contents**

Chapter 1: About This Book	13
1.1: Typographical Conventions	
1.1.1: Italic Text	
1.1.2: Bold Text	
1.1.3: Courier Text	
1.2: UNPREDICTABLE and UNDEFINED	
1.2.1: UNPREDICTABLE	
1.2.2: UNDEFINED	
1.3: Special Symbols in Pseudocode Notation	
1.4: For More Information	
Chapter 2: Overview of the MIPS® PDtrace™ Architecture	17
2.1: Introduction	
2.2: Processor Modes	
2.3: Subsetting	
2.3. Outsetting	
Chapter 3: PDtrace™ Description	
3.1: Instruction Completion Indicator (InsComp)	
3.2: Trace Type and an Example Code Fragment	
3.3: Trace Mode	
3.4: Start of Tracing	
3.5: Trace Synchronization	
3.6: Trace Overflow and Restart	
3.7: Data Order Signal	
3.8: Tracing During Processor Mode Changes	
3.9: Tracing Store Conditionals	
3.10: Tracing MIPS16e <sup>™</sup> and microMIPS <sup>™</sup> Macro Instructions	
3.11: Tracing MIPS16e™ Extend Instructions	
3.12: Tracing Instruction Cache and Data Cache Misses	
3.13: Tracing Potential Function Call/Return Instructions	
3.14: Tracing with MIPS® MT Module	
3.15: Tracing with MIPS® Virtualization Module	
3.16: Tracing in WAIT State	
3.17: Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints	
3.18: Tracing Performance Counter Values	
3.19: Filtered Data Trace Mode	
3.20: Trace Enabling/Disabling Condition	40
Chapter 4: PDtrace™ Output Trace Formats	
4.1: Single-Pipe Tracing Formats	
4.1.1: Trace Format 1 (TF1)	
4.1.2: Trace Format 2 (TF2)	
4.1.3: Trace Format 3 (TF3)	
4.1.4: Trace Format 4 (TF4)	
4.1.5: Trace Format 5 (TF5)	

4.1.6: Trace Format 6 (TF6)	
4.2: Format Enhancements for the MT Module	
4.2.1: Trace Format 7 (TF7)	
4.2.2: TF2TF4 Augmented for MT Module	
4.3: Multi-Pipe Tracing Formats	
4.3.1: Multi-Pipe Trace Format 2-4 (TF2, TF3, TF4)	
4.3.2: Trace Format Extensions for Coherent Systems	51
Chapter 5: TCB Trace Word	
5.1: Trace Word	
5.1.1: Cycle Inaccurate Trace	
5.2: End of Trace Indication	
5.3: On-chip Trace Memory Format	
5.4: Probe Trace Word Transmission	
Chapter 6: Trace Compression	50
6.1: PC Tracing	
6.2: Load or Store Address Tracing	
6.3: Load and Store Data Tracing	
6.4: Using Early TEnd Assertion	
Chartes 7, DDtress TM Construct Using CD0 Devisions	<b>CO</b>
Chapter 7: PDtrace™ Control Using CP0 Registers	
7.1: Trace Controls Overview	
7.2: Software Trace Control.	
7.2.1: Coprocessor 0 Trace Registers	
Chapter 8: Trace Control Block (TCB) Registers	
8.1: TCBCONTROLA Register	
8.2: TCBCONTROLB Register	
8.3: TCBCONTROLC Register	
8.4: TCBControID Register	
8.5: TCBCONTROLE Register	
8.6: TCBDATA Register	
8.7: TCBCONFIG Register (Reg 0)	
8.8: TCBTW Register (Reg 4)	
8.9: TCBRDP Register (Reg 5)	
8.10: TCBWRP Register (Reg 6)	
8.11: TCBSTP Register (Reg 7)	
8.12: TCBTRIGx Register (Reg 16-23)	
8.13: Reset State	
8.14: TCB Registers in Processors Implementing the MT Module	
8.15: Memory-Mapped Access to PDtrace™ Control and On-Chip Trace RAM	
8.16: On-Chip Trace Buffer Usage	
Chapter 9: EJTAG Trace Registers	
9.1: TraceIBPC and TraceDBPC Registers	
Chapter 10: TCB Trigger Logic	
10.1: Trigger Logic Overview	
10.1.1: Trigger Source Logic	
10.1.2: Trigger Control Logic	
10.1.3: Trigger Action logic	

10.2: Simultaneous Triggers	113
10.2.1: Prioritized Trigger Actions	
10.2.2: OR'ed Trigger Actions	
10.3: TCB Trigger Input/Output Signals	114
Appendix A: Implementation-Specific PDtrace™ Enhancements for MIPS32® 74K™ Cor	es116
A.1: Tracing the 74K to Show Pipeline Details and Execution Inefficiencies	
A.1.1: Updated Trace Format 2 (TF2) for 74K-specific Information	
A.1.2: Trace Format 3 (TF3)	117
A.2: Updated TF4 to Handle 74K <sup>™</sup> Core-Specific DataOrder and Inefficiency Information	118
A.3: Tracing 74K <sup>™</sup> Core in Cycle Accurate Mode	
A.4: Compressing Addresses in TF3 and TF4	120
Appendix B: PDtrace™ Enhancements for Coherent Processing Systems	
B.1: Tracing a Coherent Subsystem	
B.1.1: Trace Requirements	122
B.2: CM Trace Formats	124
B.2.1: CM Trace Format 1	
B.2.2: CM Trace Format 2	
B.2.3: CM Trace Format 3 (CM_TF3)	
B.2.4: CM Trace Format 4 (CM_TF4)	
B.3: Consolidating Trace Information	
B.4: On-Chip Trace Memory B.4.1: CM PDTrace TCB ControlB Register	
B.4.1: CM PDTrace TCB ControlB Register B.4.2: CM PDTrace TCB ControlE Register	
B.5: Software Control of Coherence Manager Trace	
B.6: Trace-Master TAP Instruction Register	
B.7: Multiprocessor Memory-Mapped Access to PDtrace™ Control and On-Chip Trace RAM	
Appendix C: Implementation-Specific PDtrace™ Enhancements for MIPS32® 1004K™ R	ovision
1.2.0 and Older Cores	
C.1: On-Chip Trace Memory	
C.1.1: CM PDTrace TCB ControlB Register	
C.1.2: CM PDTrace TCB ControlE Register	
C.2: Software Control of Coherence Manager Trace	140
Appendix D: Implementation-Specific PDtrace™ Enhancements for the MIPS32® 1074K	™ Cores
142	
D.1: Tracing the 1074K to Show CPU Pipeline Details and Execution Inefficiencies	
D.1.1: Extending Trace Formats	
D.1.2: Updated Trace Format 2 (TF2) for 1074K-specific Information	
D.1.3: Trace Format 3 (TF3) D.2: Updated TF4 to Handle 1074K <sup>™</sup> Core-Specific DataOrder and Inefficiency Information	
D.2.1: T8 - New Trace Format	
D.2: 1. 18 - New Trace Format	
Appendix E: Implementation-Specific PDtrace™ Enhancements for MIPS32® proAptiv™ 148	Cores
E.1: Tracing the proAptiv to Show Pipeline Details and Execution Inefficiencies	148
E.1.1: More pipeline conditions reflected in InsComp	
E.1.2: Updated TF4 to handle proAptiv higher number of outstanding loads	

Appendix F: Tracing Multi-Issue and High Performance Processors1	152
F.1: Background on High Performance Processors	
F.2: Basic Tracing Methodology	152
F.3: Coordinating Instruction Completion Trace with Address/Data Trace	
F.4: Out-of-Order Loads and Stores in the Multi-Pipe Core	155
F.5: Tagging Instructions that Issue Together	155
F.6: Miscellaneous	
Appendix G: PDtrace™ Interface Signals (The Interface is now Deprecated as Architecture and this Chapter is here Solely for Historical Reasons)	157

## **List of Figures**

Figure 2.1: Illustration of a PC and Data Trace Flow	18
Figure 2.2: Config3 Register Format	
Figure 2.3: TCB and Optional PIB Overview	20
Figure 2.4: Illustration of the Core and TCB with External Trace Memory	20
Figure 2.5: Illustration of the Core and TCB with Internal Trace Memory	
Figure 3.1: A Sample Pipeline And InsComp Trace Point	
Figure 3.2: Illustration of a Pipeline and Trace Tap Points	
Figure 3.3: A TMOAS Trace Record	
Figure 3.4: An Example of Load Data Bypassing an Earlier Store	33
Figure 4.1: TF1 (Trace Format 1)	44
Figure 4.2: TF2 (Trace Format 2 Single-Pipe)	44
Figure 4.3: TF2 with Optional Bits (Trace Format 2 Single-Pipe)	44
Figure 4.4: TF5 (Trace Format 5)	48
Figure 4.5: TF6 (Trace Format 6)	48
Figure 4.6: TF7 (Trace Format 7)	50
Figure 4.7: TF2 with Optional Bits and TCid Bits (Trace Format 2 Single-Pipe)	50
Figure 4.8: TF2 (Trace Format 2 Multi-Pipe)	51
Figure 4.9: TF3 (Trace Format 3 Multi-Pipe)	
Figure 4.10: TF4 (Trace Format 4 Multi-Pipe)	51
Figure 5.1: Trace Word with Zero Source Bits	
Figure 5.2: Trace Word with Two Source Bits	53
Figure 5.3: Trace Word with Four Source Bits	
Figure 5.4: Trace Word from Example Trace in Table 5.2	55
Figure 5.5: Trace Word from Example Trace in Table 5.2 (No TF1 trace)	
Figure 5.6: Cycle-by-cycle Trace Word from Example Trace in Table 5.2	
Figure 5.7: Cycle-by-Cycle TR_DATA (8-bit) of Example Trace in Table 5.2	
Figure 7.1: TraceControl Register Format	
Figure 7.2: TraceControl2 Register Format	
Figure 7.3: TraceControl3 Register Format	
Figure 7.4: UserTraceData1 and UserTraceData2 Register Format	
Figure 8.1: TCBCONTROLA Register Format	
Figure 8.2: TCBCONTROLB Register Format	
Figure 8.3: TCBCONTROLC Register Format	85
Figure 8.4: TCBCONTROLD Register Format	
Figure 8.5: PDtrace Control Configuration Register Format	
Figure 8.6: TCBCONTROLE Register Format	
Figure 8.7: TCBDATA Register Format	
Figure 8.8: TCBCONFIG Register Format	
Figure 8.9: TCBTW Register Format	
Figure 8.10: TCBRDP Register Format	
Figure 8.11: TCBWRP Register Format	
Figure 8.12: TCBSTP Register Format	
Figure 8.13: TCBTRIGx Register Format	
Figure 9.1: TraceIBPC Register Format.	
Figure 9.2: TraceDBPC Register Format	
Figure 9.3: TraceIBPC2 Register Format.	
Figure 9.4: TraceDBPC2 Register Format	108

Figure 10.1: TCB Trigger Processing Overview	112
Figure A.1: Expanded TF2 (Trace Format 2 Single-Pipe)	117
Figure A.2: Expanded TF2 with Optional Bits (Trace Format 2 Single-Pipe)	117
Figure A.3: Expanded TF3 (Trace Format 3 Single-Pipe)	
Figure A.4: Expanded TF3 with Optional Bits (Trace Format 3 Single-Pipe)	118
Figure A.5: Expanded TF3 with Optional Performance Counter and other bits (Trace Format 3 Single-Pipe)	118
Figure A.6: TF4 (Trace Format 4 Single-Pipe)	
Figure A.7: Expanded TF4 (Trace Format 4 Single-Pipe)	
Figure A.8: TF4 with Optional Bits (Trace Format 4 Single-Pipe)	119
Figure A.9: Expanded TF4 with Optional Bits (Trace Format 4 Single-Pipe)	120
Figure B-1: COSId - Creation, Correlation, and Updates	
Figure B-2: CM Trace Format 1 (CM_TF1) - Trace Level 0	
Figure B-3: CM Trace Format 1 (CM_TF1) - Trace Level 1	125
Figure B-4: CM Trace Format 2 (CM_TF2) - Trace Level 0	125
Figure B-5: CM Trace Format 2 (CM_TF2) - Trace Level 1	125
Figure B-6: CM Trace Format 3 (CM_TF3) with Trace Level 0	
Figure B-7: CM Trace Format 3 (CM_TF3) with Trace Level 1	125
Figure B-8: CM TF_4 - Overflow Format	
Figure B.9: TCBControlD Register Format	131
Figure C-1: CMTraceControl Register Format	140
Figure D.1: Expanded TF2 (Trace Format 2 Single-Pipe)	143
Figure D.2: Expanded TF2 with Optional Bits (Trace Format 2 Single-Pipe)	143
Figure D.3: TF3 (Trace Format 3 Single-Pipe)	144
Figure D.4: TF3 with Optional Bits (Trace Format 3 Single-Pipe)	144
Figure D.5: Expanded TF3 with Optional Performance Counter and other bits (Trace Format 3 Single-Pipe) .	144
Figure D.6: Expanded TF4 (Trace Format 4 Single-Pipe)	
Figure D.7: TF4 with Optional Bits (Trace Format 4 Single-Pipe)	145
Figure D.8: TF8 (Trace Format 8)	146
Figure E.1: Expanded TF4	
Figure F.1: An Example Showing the Coordination of Instructions and Their Data	154

## **List of Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	14
Table 2.1: Config3 Register Field Descriptions	18
Table 3.1: Instruction Type Completion Indicator (InsComp)	22
Table 3.2: Trace Data Type Indicator (TType)	25
Table 3.3: Example Code Fragment With Some PDtrace™ Trace Values	26
Table 3.4: A TMOAS Trace Record Field Descriptions	
Table 3.5: Trace Mode Bits	
Table 3.6: Load Order Example	32
Table 3.7: Data Order with Four Bits	33
Table 3.8: Data (Load/Store) Order Example	34
Table 3.9: Possible Instructions for Function Call/Returns	37
Table 4.1: Width (ADBits) of AD field as function of configuration	45
Table 4.2: TF3 and TF4 (TraceFormat 3/4 Single Pipe)	46
Table 4.3: TCBcode and TCBinfo fields of Trace Format 6 (TF6)	48
Table 5.1: Trace Word Type Field Descriptions	54
Table 5.2: Example Trace Sequence	55
Table 7.1: A List of Coprocessor 0 Trace Registers	63
Table 7.2: TraceControl Register Field Descriptions	64
Table 7.3: TraceControl2 Register Field Descriptions	68
Table 7.4: TraceControl3 Register Field Descriptions	71
Table 7.5: UserTraceData1 Register Field Descriptions	73
Table 7.6: UserTraceData2 Register Field Descriptions	73
Table 8.1: Trace Control Block Registers	75
Table 8.2: Registers Selected by TCBCONTROLB <sub>REG</sub> (accessed through TCBDATA)	75
Table 8.3: TCBCONTROLA Register Field Descriptions	
Table 8.4: TCBCONTROLB Register Field Descriptions	80
Table 8.5: Clock Ratio encoding of the CR field	84
Table 8.6: TCBCONTROLC Register Field Descriptions	85
Table 8.7: TCBCONTROLD Register Field Descriptions	
Table 8.8: PDtrace Control Configuration Register	89
Table 8.9: TCBCONTROLE Register Field Descriptions	90
Table 8.10: TCBDATA Register Field Descriptions	92
Table 8.11: TCBCONFIG Register Field Descriptions	92
Table 8.12: TCBTW Register Field Descriptions	94
Table 8.13: TCBRDP Register Field Descriptions	95
Table 8.14: TCBWRP Register Field Descriptions	95
Table 8.15: TCBSTP Register Field Descriptions	
Table 8.16: TCBTRIGx Register Field Descriptions	97
Table 8.17: Mapping TCB Registers in drseg	
Table 9.1: Mapping Trace Breakpoint Registers in CP0 Space or in drseg	
Table 9.2: TraceIBPC Register Field Descriptions	105
Table 9.3: TraceDBPC Register Field Descriptions	
Table 9.4: TraceIBPC2 Register Field Descriptions	107
Table 9.5: TraceDBPC2 Register Field Descriptions	108
Table 9.6: BreakPoint Control Modes: IBPC and DBPC	
Table 10.1: TCB Trigger input and output	
Table A.1: Expanded Instruction Type Completion Indicator (InsComp)	116

Table B.1: Coherent Trace Subset Options	123
Table B.2: PDTrace TCBCONTROLB Register (GCR_DB_TCBControlB Offset 0x0008)	127
Table B.3: TCBCONTROLE Register (GCR_DB_PD_TCBCONTROLE Offset 0x0020)	
Table B.4: TraceControlD Register Field Descriptions	
Table B.5: TraceMaster TAP Instruction Overview	
Table B.6: Non-TraceMaster Processor TAP Instruction Overview	
Table C.1: CM PDTrace Master Select Register	
Table C.2: PDTrace TCBCONTROLB Register (GCR_DB_TCBControlB Offset 0x0008)	
Table C.3: TCBCONTROLE Register (GCR_DB_PD_TCBCONTROLE Offset 0x0020)	
Table C.4: CMTraceControl Register Field Descriptions	
Table D.1: Expanded Instruction Type Completion Indicator (InsComp)	
Table E.1: Expanded Instruction Type Completion Indicator (InsComp)	
Table E.2: A TMOAS Trace Record Field Descriptions	
Table F.1: Example Code Fragment Showing the Graduation Cycle and Trace Bus Number	
Table G.1: PDtrace™ Core Interface Signals	
Table G.2: PDtrace Coherence Manager Interface Signals	
Table G.3: MCmd - OCP Commands	
Table G.4: Cmd_AddrTarg	
Table G.5: Global Intervention State	
Table G.6: PIQ Stall Causes	

## **About This Book**

## **1.1 Typographical Conventions**

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

#### 1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

## **1.2 UNPREDICTABLE and UNDEFINED**

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### **1.2.1 UNPREDICTABLE**

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which
  is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user
  mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in
  another process
- UNPREDICTABLE operations must not halt or hang the processor

#### **1.2.2 UNDEFINED**

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

### **1.3 Special Symbols in Pseudocode Notation**

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

Symbol	Meaning
$\leftarrow$	Assignment
=, ≠	Tests for equality and inequality
I	Bit string concatenation
x <sup>y</sup>	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i>
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
x <sub>yz</sub>	Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.

#### Table 1.1 Symbols Used in Instruction Operation Statements

Symbol	Meaning
+, -	2's complement or floating point arithmetic: addition, subtraction
*,×	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
2	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register x. The content of <i>GPR[0]</i> is always zero.
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating Point (Coprocessor unit 1), general register x
CPR[z,x,s]	Coprocessor unit <i>z</i> , general register <i>x</i> , select <i>s</i>
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>
COC[z]	Coprocessor unit <i>z</i> condition signal
Xlat[x]	Translation of the MIPS16 GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions ( $0 \rightarrow$ Little-Endian, $1 \rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as ( $SR_{RE}$ and User mode).
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs; it is tested and cleared by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of <b>I</b> . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction <b>I</b> , in which the effect of that pseudocode appears to occur. For example, an instruction operation description that writes the result register in a section labeled <b>I+1</b> . The effect of pseudocode statements for the current instruction labelled <b>I+1</b> appears to occur "at the same time" as the effect of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.
PC	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16 instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{\text{PABITS}} = 2^{36}$ bytes.
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR. In MIPS32 implementations, <b>FP32RegistersMode</b> is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalExcep- tion(exception, argu- ment)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function - the exception is signaled at the point of the call.

#### Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

## **1.4 For More Information**

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

#### Chapter 2

## **Overview of the MIPS® PDtrace™ Architecture**

This document contains the MIPS® PDtrace<sup>™</sup> specification, which defines the controls and formats for tracing program execution on a MIPS® processor core or on a System on a Chip (SoC) that includes multiple MIPS processor cores. The specification also defines tracing of additional SoC system elements, including system buses and other IP (Intellectual Property) customer-defined blocks.

This document serves three functions. It provides a specification of the trace interface for the core designer, it provides sufficient detail for an architecture licensee to build a trace control block that works with existing probes from third parties, and it provides sufficient details to design and code a post-processing software module for trace reconstruction.

#### 2.1 Introduction

The PDtrace specification provides trace control and formats for both the processor-specific information captured from each pipeline within the processor and for the non-processor specific blocks, such as the CM (Coherence Manager) block in the CMP system, including the details of how the trace from multiple on-chip blocks are combined to provide a single trace stream on the chip interface pins. Note that processor-specific trace information and formats are included in the Appendices of this document, because these can be modified per implementation and do not necessarily constitute architecture.

The type of information that is captured in the trace stream and put into memory is controlled by CP0 control registers defined in the MIPS32® and MIPS64®architectures and by TCB (Trace Control Block) control registers defined in the PDtrace architecture. CP0 control registers can be programmed by user applications so long as the needed hardware components and trace memory are present. The TCB control registers can be programmed by an external probe using the EJTAG TAP controller hardware or via software through the debug memory segment (this feature is only available in cores that implement PDtrace revision 6.00 and higher). The TCB registers allow users to control tracing at the execution time of applications, using an external agent like the debugger that communicates with these control registers using a debugger probe.

In most implementations, the trace information from the pipeline-tracing logic in the core is captured by a block called the Trace Control Block (TCB). This block contains registers used to control the trace information captured from the core, and is also used to format the trace information into the architecturally-specified trace formats, readying the information for writing into trace memory. The trace memory may be either on-chip or off-chip, based on user requirements. The trace information written to memory is compressed and assumes that post-processing software has access to the static program image to reconstruct the dynamic program flow. Compression reduces the number of signals (hence pins) required to gather this information and also reduces the trace size.

Figure 2.1 illustrates one possible configuration for trace capture and post-analysis using software. The figure shows a core with trace generation logic and a TAP controller. This core is connected to a trace control block (TCB) via the TAP controller (the TCB implements and uses TAP registers). The trace memory associated with the trace control block can be located on-chip or off-chip. An on-chip trace buffer will be smaller and will be writable by the TCB at higher speeds, while an off-chip trace memory can be much larger and is written via the potentially slower pin interface out of the core. Probe hardware and software connects to the TCB and the TAP controller via the chip's pin interface and allows debugger software to start, stop, and examine program execution traces.




Figure 2.1 Illustration of a PC and Data Trace Flow

Implementation of PDtrace is optional for a given MIPS-compatible processor. Whether a core or processor implements PDtrace is indicated by a bit in the Coprocessor 0 *Config3* register as shown in Figure 2.2 and Table 2.1.

Note that if a core or processor does not implement EJTAG, PDtrace tracing logic can still be implemented.

#### Figure 2.2 Config3 Register Format

31	1	0
		TL

Table 2.1 Config3 Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
	31:1	As per the MIPS32 and MIPS64 Architecture specifica- tions			
TL	0	This bit is used to indicate the presence of tracing logic in the processor. 0 : No tracing logic implemented 1 : Tracing logic implemented	R	Preset	Required

#### 2.2 Processor Modes

The PDtrace specification allows tracing to be enabled or disabled based on various processor modes. This section precisely describes these modes, and the terminology is then used later in the document.

 $DebugMode \leftarrow (Debug_{DM} = 1)$ 

#### 2.3 Subsetting

The PDtrace specification allows four levels of subsetting. Within each level, all features required to support the level must be implemented. The allowable subsets are:

- 1. No PDtrace implemented
- 2. PDtrace with PC tracing only
- 3. PDtrace with PC and load and store address tracing only
- 4. PDtrace with PC, load and store address, and load and store data tracing

The specific subset implemented by a processor or core can be determined by reading the *TL* bit (0) of the *Config3* register (see Table 2.1) and the *ImpSubset* bits (6:5) in the *TraceControl2* register (see Table 7.3 on page 68).

In addition, Trace Trigger from EJTAG Hardware breakpoints (Section 3.17 "Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints") is optional. This feature depends on the EJTAG optional feature for hardware instruction and data breakpoints. The exact nature of this subsetting is described in later chapters.

Performance Counter Tracing and Filtered Data Trace Mode tracing (both introduced in version 6.00) are both optional.

#### 2.4 Overview of the Trace Control Block

The tracing logic within the processor core (shown in Figure 2.1) outputs all trace information to the on-core trace control block (TCB) unit. The TCB is responsible for collecting the trace data and storing this trace data in an on-chip trace memory or to an off-chip trace memory using the Probe Interface Block (PIB). The TCB's control registers accept user requests for program tracing and determine what is traced and what is output.

The description of the TCB in this document includes:

- Details on the TCB's internal architecture, i.e., registers, and how these registers are used to control tracing
- Trace formats used by the TCB to write trace information to memory
- Interface between the TCB and the TAP controller

This document does not include:

- TCtrace Interface that connects the TCB to the Probe Interface Block, which is off-core but on-chip
- The PIB
- External Probe interface including its electrical characteristics

This information is available in core-specific documents.

Figure 2.3 shows the TCB, the PIB, and the trace data path from the TCB to the Probe IF. It is optional whether the TCB implements on-chip trace memory and/or the TCtrace IF with a PIB and off-chip trace memory.




Figure 2.3 TCB and Optional PIB Overview

Figure 2.4 Illustration of the Core and TCB with External Trace Memory




Figure 2.4 shows the full system configuration when the TCB is streaming data to off-chip trace memory through the PIB. The number of pins needed for trace data on the Probe IF is configurable to 4, 8, or 16. Note that the TCtraceIF is at the core interface boundary. The PIB is outside the core. Although cores from MIPS Technologies may include a sample PIB implementation, its design can be modified to suit the SOC vendor and the probe vendor. For example, whether or not a DDR memory interface is used on the ProbeIF is a decision made by the SOC vendor.

Figure 2.5 shows the configuration in which the TCB is streaming data to an on-chip trace memory. The size of the on-chip trace memory is configurable. After trace capture has stopped, the trace data in the on-chip memory is accessed through the EJTAG probe by the Trace Regeneration Software.




Figure 2.5 Illustration of the Core and TCB with Internal Trace Memory

The TCB includes two primary interfaces:

- The TCB TAP interface, which connects the EJTAG TAP controller resident within the processor core to the TAP functionality present within the TCB.
- An optional TCtrace interface to the PIB. This interface is described along with the Probe IF in the core-specific document. If the TCB is configured with only on-chip trace memory, the TCtrace IF and the PIB are not needed.

## **PDtrace™ Description**

A program executes sequentially through instructions within a basic block, then jumps (or branches) to the head (first instruction) of the next basic block. To reconstruct the dynamic execution path of the program, it is sufficient to provide the post-analyzer with the PC address of the head of each basic block. Even this is not always necessary, because it may be possible in some instances to statically predict the value of the branch target, provided there is a separate indication for the taken branch. Thus, PC addresses need be traced only when it is not possible to statically predict the PC of the branch target. For the MIPS32 and MIPS64 instruction sets, the statically unpredictable instructions are JR and JALR (for branch target address), and BEQ, BNE, BGEZ, etc. (for branch on condition). Other statically unpredictable PC changes occur with taken exceptions and return from exceptions (ERET and DERET). To enable the post-analyzer to re-synchronize itself with program execution, the PC value is also output at predictable intervals and synchronization periods.

The next sections of this chapter describe the various bits used in the output trace formats generated by the TCB. This information indicates how tracing information is output and therefore is needed by the trace reconstruction software to rebuild the program execution.

## 3.1 Instruction Completion Indicator (InsComp)

Three bits are used as an indicator of completed instructions and their type in the processor's pipeline. Once tracing is initiated, a valid InsComp value is required in every cycle<sup>1</sup>, except when the TCB has requested that the trace be stalled.

Value	Mnemonic	Description
000	NI	No instruction completed this cycle. A "No Instruction" can happen due to a pipeline stall or when the instruction was killed (due to an exception).
001	I	Instruction completed this cycle
010	IL	Instruction completed this cycle was a load
011	IS	Instruction completed this cycle was a store
100	IPC	Instruction completed this cycle was a PC sync. The IPC value is used for the periodic output of the full PC value for synchronization. The tracing hardware should ensure that this is not done on an unpredictable branch, load, or store instruction.

<sup>&</sup>lt;sup>1</sup> Implementations are allowed to disable PC tracing. If PC tracing is disabled, it is allowed that InsComp values are not generated for instruction completion.

Value	Mnemonic	Description
101	IB	Instruction branched this cycle. The three encodings (101, 110, 111) for branched instructions indicate a discontinuity in the PC value for the associated instruction. Note that it is only when the new PC cannot be predicted from the static program flow that it is traced.
110	ILB	Instruction branched this cycle was a load
111	ISB	Instruction branched this cycle was a store

Table 3.1 Instruction Type Completion Indicator (InsComp) (Continued)


NI (No Instruction complete) is used when the internal pipe is stalled for some reason, and no instruction completes in that cycle. It is also used when tracing has been turned off, but the internal FIFO is still emptying trace data out to the TCB that is data-related and not instruction-related, for example, data address or data values.

Instructions within a basic block are indicated with an I, IL, or IS value. The I is used to indicate a simple instruction that is neither a load nor a store. The IL is used to indicate a load instruction and the IS is used to indicate a store instruction.

Unpredictable (and predictable) changes in the PC value are indicated as a branch-type instruction, i.e., IB, ILB, or ISB. Note that the first instruction in the basic block is always indicated as a branch instruction. When this first instruction is a load or a store, then InsComp[2:0] takes values ILB or ISB respectively, to indicate the combined condition of the branch and load or store.

**Implementation Notes:** Figure 3.1 shows an example of when the InsComp value might be output by the processor tracing logic, with respect to the processor pipeline implementation. This example pipeline has six stages. They are: "fetch", "decode", "execute", "memory", "align", and "write back". In this example, the InsComp value is finalized after the memory stage. That is, the instruction goes through the pipeline and is captured after the last stage when the instruction **must** complete and can no longer be killed. In the example shown, this is after stage 4. This will differ, of course, with each pipeline implementation.





Some instructions might have to provide more information for a complete picture of program execution. For instance, a branch indicator might have to transmit the PC value if the unpredictability lies in the branch target address. If the unpredictability was in the branch condition (i.e., determining if the branch is taken or not), then the branch target PC value need not be transmitted; it suffices to indicate that it was a "taken" branch using the appropriate InsComp value.

The list below summarizes the three possible branching options, and the corresponding InsComp and PC tracing action:

• When the branch is unconditional and the branch target is predictable, IB, ILB, or ISB is used for the InsComp value, and the PC is not traced out.

- When the branch is conditional, and the branch target is predictable, IB, ILB, or ISB is used only when the branch is taken. The PC is not traced out.
- When the branch is conditional or unconditional, and the branch target is unpredictable, IB, ILB, or ISB is used and the PC is traced (using TPC for TType, to be discussed in section 3.2 "Trace Type and an Example Code Fragment").

There are four possible circumstances that cause the value of the PC to be traced:

- 1. After a JR or JALR instruction
- 2. After a control transfer to an exception handler
- 3. After a return from exception (ERET or DERET instruction)
- 4. The PC is traced out periodically for software synchronization of trace with the static program image

When the InsComp value indicates a store in the completing instruction with an IS, then the store address and data might have to be transmitted if the user requires them to be traced. With an ISB, the PC value might also need to be traced out. In this situation, the PC value is sent first, followed by the store address, and finally the store data if it is immediately available.

An ILB is similar, and might require the tracing of the PC value as well as the load address and the load data. The PC value is sent first. If the load hits in the cache, then the PC value is sent first, followed by the load address, and finally the load data if it is immediately available.

The load or store data may not be immediately available. This can happen when the load misses in the cache and must be fetched from memory, or when the store data is pending the completion of a previous instruction with a long latency that is computing the data value. In this situation, the load or store instruction is still indicated with the appropriate InsComp value of either IL, ILB, IS, or ISB. If the PC value needs to be traced, then it is traced first, followed by the load or store address, but the tracing of the corresponding data is deferred until it is available. While the processor is waiting for this data, other instructions may complete in the pipeline and are indicated by the appropriate InsComp values. When the data is available, it is traced out as soon as possible by the processor using the appropriate DataOrder value to indicate that the data is out-of-order (see 3.7 "Data Order Signal" on page 32).

**Implementation Notes:** Figure 3.2 shows, for the hypothetical pipeline, the points at which the different pieces of information could be tapped out to be traced. The PC value and the store address and load address are tapped out after stage 4. If the load hits in the primary cache, or the store data is available, then this information may be completely traced out at that point. If not, only the data's address is sent, and the data value is traced out when it becomes available.




Figure 3.2 Illustration of a Pipeline and Trace Tap Points

#### 3.2 Trace Type and an Example Code Fragment

The TType[2:0] bits are used to indicate the type of information being traced.

Value	Mnemonic	Description
000	NT	No data traced
001	TPC	Tracing the PC
010	TLA	Tracing the load address
011	TSA	Tracing the store address
100	TD	Tracing the load/store data value
101	TMOAS	Tracing the processor mode, the 8-bit ASID, (TCID and GuestID if implemented) and the SYNC bit. This is trig- gered by either a change in the processor mode, by a soft- ware write to the <i>EntryHi</i> register, or a trace synchronization operation. If the processor does not implement the standard TLB-based MMU, it is <b>UNPRE-</b> <b>DICTABLE</b> whether a write to the <i>EntryHi</i> register trig- gers a TMOAS operation. (See Figure 3.3).
110	TU1	Tracing the user-defined trace record - type 1
111	TU2	Tracing the user-defined trace record - type 2

Table 3.2 Trace Data Type Indicator (TType)

MIPS® PDtrace<sup>™</sup> Specification, Revision 7.50

An InsComp[2:0] value of IB, ILB, or ISB is traced when a branch instruction is taken, and the PC is traced in the same cycle or later using a TType[2:0] value of TPC.

**Implementation Notes:** We will use Table 3.3 to illustrate these operation sequences. This table shows an example of a MIPS assembly fragment and the values of InsComp, TType, and TEnd that will be traced upon completion of each instruction of the code fragment in the pipeline. Assume that tracing was begun earlier, and thus the start of tracing is not shown in this code fragment. The example also assumes a 32-bit processor and a 16-bit address/data trace width. This may imply that more than one type of a certain trace format is required to trace all the address or data value bits if more than 16 bits are being traced. Hence, the TEnd bit is used to indicate the last format of a certain type needed to convey the same type of data. The trace formats, discussed later, allow two widths of size 16 and 32 bits to be traced with a certain format type.

As described earlier, a taken branch is always indicated with an IB value. However, when the branch target address can be deduced from the static program image, there is no accompanying TPC trace, that is, the value of the current PC is not traced. An example of this can be seen in cycle 7, where the tracing of IB indicates the taken branch from the JAL instruction in cycle 5.

An example of an IB value traced for the InsComp value and accompanied by a corresponding TPC (to trace the statically unpredictable PC value) can be seen in cycle 10. This is triggered by the JR instruction in cycle 8. Cycle 10 is the branch target and also the first instruction of the new basic block. (Cycle 9 is the execution of the instruction in the branch delay slot). Note that the TPC trace could be directly started in cycle 10 since the implemented FIFO was empty.

The TEnd bit is used to indicate the end of any trace format previously started. If the PC change value can be traced in a single cycle, then the TEnd bit may be traced in the same cycle as the TType value TPC. An example of this is seen in cycle 10. Otherwise, it may follow the required number of cycles later, for example in cycle 4, where it used 2 cycles to trace the store address value.

Note that at the processor's discretion, the TEnd bit may be used to cut off redundant sign bits from an address or data transmission; that is, the tracing is curtailed, and not all the upper bits of an address or data need to be stored in trace memory. The reconstruction software must recognize this situation and sign-extend the address or data appropriately before use.

When a load instruction is executed, the InsComp value that indicates this is IL and ILB, and a store is indicated using IS and ISB. The user might have requested that load and store addresses (and data) be traced. In this situation, the load address and store address are traced using TLA or TSA respectively for the TType value.

Cycle No.	PC	Instruction	InsComp[2:0]	TType[2:0]	TEnd
1	0x00400188	SW \$6, 0xe170(\$1)	IS	TSA	1
2	0x0040018c	SW \$4, 0xb134(\$28)	IS	TSA	1
3	0x00400190	SW \$5, 0xb130(\$28)	IS	TSA	1
4	0x00400194	SW \$0, 0x1c(\$29)	IS	TSA	0
5	0x00400198	JAL 0x418d9c	Ι	TSA	1
6	0x0040019c	OR \$30, \$0, \$0	Ι	NT	х
7	0x00418d9c	NOP	IB	NT	х
8	0x00418da0	JR \$31	Ι	NT	Х
9	0x00418da4	NOP	Ι	NT	Х

Table 3.3 Example Code Fragment With Some PDtrace<sup>™</sup> Trace Values

Cycle No.	PC	Instruction	InsComp[2:0]	TType[2:0]	TEnd
10	0x004001a0	JAL 0x411c40	IB	TPC	1
11	0x004001a4	NOP	Ι	NT	Х
12	0x00411c40	JR \$31	IB	NT	Х
13	0x00411c44	NOP	Ι	NT	Х
14	0x00414adc	LW \$4, 0xb134(\$28)	ILB	TPC	0
15	0x00414ae0	BEQ \$14, \$0, 0x414af8	Ι	TPC	1
16	0x00414ae4	ADDIU \$29, \$29, 0xffe0	Ι	TLA	1
17	0x00414af8	OR \$7, \$0, \$0	IB	TD	0
18	0x00414afc	NOP	IPC	TD	1
19	0x00414b00	ADDU \$6, \$6, \$2	Ι	TMOAS	1
20	0x00414b04	OR \$7, \$2, \$0	Ι	TPC	0
21	0x00414b08	SLTU \$1, \$2, \$1	Ι	TPC	1

Table 3.3 Example Code Fragment With Some PDtrace<sup>™</sup> Trace Values (Continued)

An example of store address tracing is seen in Table 3.3 at cycles 1, 2, 3, and 4. The store instruction in cycles 1, 2, and 3 uses only 1 cycle to trace the store address, while the store address associated with the store in cycle 4 uses 2 cycles (perhaps it was not possible to compress the store address to less than 16 bits in this case). Note that in this case only the store address, not the data, is sent as per the user request. If store data is also being traced, then the store data is sent immediately following the store address using a TD value for the TType bits. If the store data is not immediately available, it is sent later with the appropriate DataOrder value.

Assume that sometime between cycle 4 and cycle 14, the user changes the requested trace output and wants load and store data to also be traced. In this case, the load instruction LW in cycle 14 will transmit not only the address, but also the associated data. Note that sometimes the load data is not immediately available, since the load might miss in the first-level cache. In this situation, the load address is traced immediately, and the load data is traced when it becomes available. The association of the load data with the corresponding load address is done using the DataOrder signal (not shown in the table).

The ILB in cycle 14 needs two cycles to trace the PC value, and then traces the load address using TLA in cycle 16. The load data is then traced using TD during cycles 17 and 18. In this example, the load must have hit in the cache; otherwise, the associated load could have been separated from the instruction by an arbitrary number of cycles (required to satisfy the load miss from secondary memory).

An example of the periodic PC trace IPC for synchronization is shown in cycle 18. The required tracing for a synchronization includes sending a record of the process ASID and processor mode. This uses the TType[2:0] value of TMOAS, as seen in cycle 19 (traced as soon as the previous TD completes). This is followed by a tracing of the full PC value, which takes 2 cycles (cycles 20 and 21). Because load/store address tracing is turned on (as described in 3.5 "Trace Synchronization" on page 31), the synchronization operation is not completed until a load and store full address trace is also sent (not shown in Table 3.3). A load or store address trace is always tied to a load or store instruction respectively. The full load or store address is thus not sent until the next occurrence of a load or store instruction after the IPC trace.

The TMOAS trace is used to track any modifications to the ASID or the processor mode (or TCID/GuestID when implemented). This tracking is enabled whenever tracing is on before the mode change takes place. If tracing is off when an ASID or mode change occurs, no mode transaction occurs. Figure 3.3 illustrates the bits that are traced in the right-most position for a TMOAS record.

Like other TType records, a TMOAS record can be split into two transactions in the trace formats, with the upper 16 bits sent in the second transaction. The first and the second (final) transaction can be defined using the TEND bit, which is set to 0 in the first and to 1 in the second (refer to the section on TCB trace formats for a description of TEND). Note that only the lower 16 bits of the TMOAS record are needed if the processor does not support multiple outstanding load instructions, and thus an optimization on such processors would only send one TMOAS trace record with TEND set to 1.

#### Figure 3.3 A TMOAS Trace Record

31+ x	31	30 23	22	21	20	19	16 1	5 14	13	12 <sup>-</sup>	11 ·	10	8	7	0
	GuestID	TCid	D Kil l	v	PI Kil l	PendL		Y EP C L	0	ISA	М	POM		ASID	

Fields								
Name	Bits	Description						
GuestID	31+x: 31	GuestID Only required if the processor implements the Virtualization Module, other- wise not implemented.						
		The width of this field matches the number of implemented bits of the GuestCtl1 <sub>ID</sub> register field. Probe software can write/read this register field to determine how many bits are implemented. If the Virtualization Module is implemented but GuestCtl0 <sub>G1</sub> =0, then the width of this field is 1 bit (x=0).						
		The value of this field reflects the effective GuestID during the execution of the subsequent instructions in the trace. The value of this field does not have to match the value of Root.GuestCtl1 <sub>ID</sub> . If executing in one of the Root modes, the value of this field is zero. If executing in one of the Guest modes, the value of this field is non-zero. See below for how the values for this field is calculated.						
TCid	3023	TC ID Only required if the processor implements MT; otherwise reserved. ID of the TC that corresponds to the DKill signal assertion (see below).						
DKill	22	Data Instruction Kill Only required if the processor implements MT; otherwise reserved. When a ITC data instruction is killed for a given TC, this is indicated by asserting a TMOAS record with this bit set and a TCid value. When this bit is not set to one, this indicates that no Data kill information is valid in this TMOAS record. <b>Implementation Notes:</b> Since a TC whose ITC data instructions were killed may not execute an instruction for awhile, and data completion for other TCs may occur in the meantime, this TMOAS indication record is sent on an instruction that belongs to a different TC right after the late exception that killed the ITC instruction.						

#### Table 3.4 A TMOAS Trace Record Field Descriptions

Fields									
Name	Bits			Description					
V	21	determines record or t	Valid Only required if the processor implements MT; otherwise ignored. This bit determines whether or not only the DKill bits are valid in this TMOAS record or the entire TMOAS record is valid. That is, if V is 0, then all defined TMOAS bits are valid, and if V is 1, then only bits 3022 are valid.						
PIKill	20	Only requi indicates th was traced an exception two cases • If an exc memory • If in an	<ul> <li>Processor Instruction Kill</li> <li>Only required if the processor implements MT; otherwise ignored. This bit indicates that the instruction just previously traced was actually killed after it was traced. This scenario is possible in some situations where, for example, an exception is taken after the ER stage of the ALU pipe. There are at least two cases to consider:</li> <li>If an exception occurs after ER when tracing a LW/SW accessing ITC memory in a core implementing MT.</li> <li>If in an MT core, a TC is halted while executing Wait, Yield, or an instruction accessing ITC memory.</li> </ul>						
PendL	19:16	Pending Load This field is valid only when SYNC is 1, see below. When SYNC is 1, this field indicates the number of outstanding loads at the IPC cycle. If the num- ber of loads is zero, then all data transmission TDs after that are ignored until the next load instruction, at which point counting is restarted. Such TD trans- missions are from store instructions which could not complete before the IPC signal was sent. Note that a sync happens with an InsComp value of IPC. Depending on whether or not there is data buffered up internally waiting to be sent out, the accompanying TMOAS may not be sent until several cycles later. In the meantime, any data sent in between the IPC and the TMOAS record may be ignored (at trace start or after an overflow) since this belongs to load and store instructions that happened before the sync. Now, if there are any load or store instructions between the IPC and the TMOAS, then the data for this will only be seen after the TMOAS is transmitted, since they would be buff-							
SYNC	15		nis record was	sent when the ASID, TCID, GuestID, POM, or , this record was sent for a synchronization event.					
EPL	14			is to be interpreted as (PendL $+$ 16). When 0, the d by itself. This is introduced in PDtrace rev. 6.00.					
ISAM	12:11	Instruction	Set Architec	ture Mode					
		Value In Architecture Mode							
			00	MIPS32					
			01 MIPS64						
			10	MIPS16e/microMIPS32 from MIPS32 mode					
		01 MIPS16e/microMIPS64 from MIPS64 mode							

Fie	elds						
Name	Bits	Description					
РОМ	10:8	Program Ope	erating Mode				
		Value	Description				
		000	Kernel Mode (EXL = $0$ , ERL = $0$ )				
		001	Exception Mode (EXL = 1, ERL = 0)				
		010 Exception Mode (EXL = don't care, ERL = 1)					
		011 Debug Mode					
		100 Supervisor Mode					
		101	User Mode				
		110	Reserved				
		111 Reserved					
ASID	7:0	The ASID of the current process. If the processor does not implement the standard TLB-based MMU, this field is always traced as a zero because the <i>EntryHi</i> register, and hence the ASID, is not defined.					
0	31,13	Reserved for future use					

Table 3.4 A TMOAS Trace Record Field Descriptions

In addition to the TType values discussed above, there are two, TU1 and TU2, which are used for user-triggered tracing. Whenever the user writes to a special register, the register values are traced out using one of the above TType values (depending on the exact register being written to).

The GuestID field is calculated in the following manner:

```
if ( GuestCtl0<sub>GM</sub> = 1 ) and ( ( Root.Status<sub>ERL</sub> = 0 ) and ( Root.Status<sub>EXL</sub> = 0 )
and ( Root.Debug<sub>DM</sub> = 0) ) {// in Guest Mode
if ( GuestCtl0<sub>G1</sub> = 1) {
GuestID \leftarrow GuestCtl1<sub>ID</sub>
}
else {
GuestID \leftarrow 1'b1
}
}
else { // in Root Mode
GuestID \leftarrow 0 // 1 bit if GuestCtl0<sub>G1</sub> = 0
}
```

#### 3.3 Trace Mode

The TMode value is used to indicate the compression method used to transmit the address or data value. This is used by the external software to regenerate the program flow. The compression technique depends on the particular type of value being transmitted. A more detailed description is provided in Chapter 6, "Trace Compression" on page 59.

ТТуре	TMode
000 (NT) 101 (TMOAS)	Reserved
001 (TPC)	0 -> delta from last PC value 1 -> compression algorithm A (full address)
010 (TLA) 011 (TSA)	0 -> delta from last data address of that type 1 -> compression algorithm B (full address)
100 (TD) 110 (TU1) 111 (TU2)	0 -> Reserved 1 -> compression algorithm C (full data)

**Table 3.5 Trace Mode Bits** 

#### 3.4 Start of Tracing

When tracing is first started, or when it is re-started after a break, some basic information is first needed to allow external software to identify the trace start point in the static program image, and to make some reasonable conclusions about the processor mode at the start of tracing. The first record that is traced is a TMOAS. This trace record type shows the processor mode and the ASID value of the currently executing processor. This record is followed by a trace of the full PC value for the first instruction traced. This first traced instruction must use an IB, ILB, or ISB InsComp value so that the external software can correlate the PC transmission with the InsComp value. In addition, if load/store address tracing is turned on, then the first encountered load/store instruction will send the full address instead of a delta value. Note that the synchronization counter is reset to the value in  $TraceControl2_{SyP}$  when tracing is started.

#### 3.5 Trace Synchronization

After the full PC value, or the full address for the load/store instruction, has been sent to the start of tracing, subsequent traced addresses may all be delta values. Hence, it is possible that the external software will occasionally lose track of the current execution point in the static program image. To fix this potential problem, the tracing logic sends periodic synchronization information.

The synchronization tracing function is triggered when the internal synchronization counter overflows based on the synchronization period bits as set in the *TraceControl2* CP0 register. Similar to the start of tracing, when the synchronization period is reached, an IPC is sent for InsComp, accompanied by a TMOAS record, followed by a full PC value. To simplify this IPC transaction type, the hardware must ensure that the instruction used to synchronize the PC value is not a branch, load, or store instruction. Hence, the synchronization period is an approximate point, where the transmission of the IPC can be delayed by a few instructions until an instruction is found that is neither a branch, load, or a store instruction. Note that the TMOAS associated with synchronization is sent only when the IPC instruction has been identified, to prevent other TType records between the TMOAS and the full PC trace for the synchronization. At this juncture, if load/store addresses are not being traced, then the first load and store instructions encountered after

the IPC transmission trace a full address value, rather than a delta. This completes the synchronization process. Note that the synchronization counter is reset to the value in  $TraceControl2_{SvP}$  after the IPC has been sent.

Note that the TMOAS record that is traced for synchronization uses a value of 1 for the SYNC bit field (see Figure 3.3). This is an aid used by external software to synchronize the InsComp stream and the data stream. To use this bit to synchronize, external software will look in the trace buffer for the first IPC entry; when it finds one, it starts looking in the trace buffer from the current cycle onwards for the first TMOAS record with the SYNC bit set to one. The first PC value following this TMOAS record will be a full PC transmission that corresponds to the IPC entry.

The TMOAS record also traces the number of outstanding loads and stores if data value tracing is underway. This ensures that in an out-of-order data return processor, the software using the record as a synchronization will know how many data values are still anticipated and count them correctly. See Figure 3.3.

#### 3.6 Trace Overflow and Restart

In a real implementation, an internal FIFO or buffers may be used to hold address and data values waiting to be compressed, formatted, and traced out of the processor. It is possible to have a program sequence that overflows one or more of these FIFOs. When the FIFO overflows, the core is essentially losing trace data, and hence the output becomes illogical and is no longer a true representation of the program execution sequence. In this situation, the most natural thing for the core logic to do is abandon tracing in the current cycle, discard all entries in the FIFO, and restart tracing from the next completed instruction in the following cycle. Note that in this situation, the first new instruction to be traced after the overflow must have its full PC value, so this should be treated as an IB, ILB, or ISB. Similar to a trace start or re-start situation, a TMOAS record is first sent after the overflow, and before the full PC value is transmitted.

It should be possible for the entire program trace to be captured under all circumstances, and no trace records lost. This is done using the InhibitOverflow control bit from the program or the user's debugger. When asserted, this bit implies that the processor core must back-pressure the pipeline and stall it without overflowing the FIFO. (Hence, if InhibitOverflow is asserted, the core must ensure that Overflow is never asserted.) The pipeline is restarted as soon as the FIFO starts emptying again.

#### 3.7 Data Order Signal

The data order bits DataOrder are used to indicate the out-of-orderness of load and store data that is traced out. The main purpose of this is to allow load and store data to be traced out as and when it becomes available, and not main-tain local storage that sequences it. This works by indicating the position of the traced load/store data in the list of current outstanding loads/stores starting at the oldest. For example, assume that the program issues 5 loads A, B, C, D, E, respectively.

Load	Cycle #	Cache Op	Load Data Available	Data Traced Out	DataOrder
А	1	Miss	-	-	-
В	2	Hit	В	В	1 (second oldest)
С	3	Hit	С	С	1 (second oldest)
D	4	Miss	-	-	-
Е	5	Hit	Е	Е	2 (third oldest)
-	k	-	А	А	0 (oldest)

Table 3.6 Load Order Example

Load	Cycle #	Cache Op	Load Data Available	Data Traced Out	DataOrder
-	k+p	-	D	D	0 (oldest)

#### Table 3.6 Load Order Example (Continued)

Table 3.6 shows an example of how these five loads may be traced. Load data that hits in the first-level cache is usually available at some fixed delay from instruction issue. So without loss of generality, we assume in the table that load data is available in the same cycle as the issued instruction. The number of bits used to specify the DataOrder is processor implementation-specific and depends on the number of possible outstanding loads and stores in that implementation. It is assumed that the default number for an implementation of a moderately complex processor is 4 bits, and thus all the examples below use this value.

Value	Description		
0000	data from oldest load/store instruction (is in-order)		
0001	data from second-oldest load/store instruction		
0010	data from third-oldest load/store instruction		
0011	data from fourth-oldest load/store instruction		
0100	data from fifth-oldest load/store instruction		
0101	data from sixth-oldest load/store instruction		
0110	data from seventh-oldest load/store instruction		
0111	data from eighth-oldest load/store instruction		
1000	data from ninth-oldest load/store instruction		
1001	data from tenth-oldest load/store instruction		
1010	data from eleventh-oldest load/store instruction		
1011	data from twelfth-oldest load/store instruction		
1100	data from thirteenth-oldest load/store instruction		
1101	data from fourteenth-oldest load/store instruction		
1110	data from fifteenth-oldest load/store instruction		
1111	data from sixteenth-oldest load/store instruction		

Table 3.7	Data	Order	with	Four	Bits

If the number of outstanding data supported by four bits is exceeded, the processor simply issues the overflow signal, clears its internal buffers, and restarts tracing. If the InhibitOverflow signal is asserted, before continuing the processor must stall until at least some of the outstanding loads/stores are satisfied. Note that if data values are being traced, limits are being reached on other resources like the internal FIFO, and thus it is unlikely that the number-of-outstand-ing-data limit will be so easily reached.

Some processors will graduate a store instruction while still waiting for the store data to become available. Thus a load can bypass a store, and thus load data will be available before a preceding store's store data is available. An example is illustrated in Figure 3.4.

	Figure 3.4 An Example of Load Data Bypassing an Earlier Store			
(1)				
Cycle	Program	InsComp	ТТуре	Comments

m+0	DIV r3, r2	Ι	NT	multi-cycle instr
m+1	MFHI r1	Ι	NT	
m+2	SW r1, 0(r3)	ISa	TSAa	data not available
m+3	SW r4, 0(r7)	ISb	TSAb	data not available
m+4	LW r4, 0(r6)	ILc	TDb	store data
m+5	LW r5, 4(r6)	ILd	TLAc	cache hit
m+6			TDc	load data
m+7			TLAd	cache hit
m+8			TDd	load data
m+9+k			TDa	store data
	(2)			

(2)	
<b>Required Data Order</b>	DataOrder
TDa	1
TDb	1
TDc	1
TDd	0

Block (1) in Figure 3.4 shows a small program fragment and the sequence of InsComp and TType traces. This processor will graduate and trace all instructions including the first store ISa. This store then waits for the data in r1 before it actually completes its execution. Some processors will order store data. Hence the second store ISb will wait for ISa before it can complete. But the following loads, ILc and ILd would complete without any delay. In this situation, the TType column of block (1) shows the sequence of data availability. But if the processor must trace data sequentially, then it is required to trace out data in-order as shown in the left column of block (2). This sequential requirement can be avoided by using the DataOrder bits used to order both the loads and stores. The DataOrder values for the data is shown in the right column of block (2).

Another example that illustrates the combined load/store ordering is shown in Figure 3.8. This table shows in column one a sequence of only the loads and stores from a program fragment. The second column shows the sequence in which the data associated with the loads and stores become available, and the third column shows the DataOrder signal that is needed to trace out the sequence as available.

Load/Store	Data Trace Order	DataOrder
Load-A	-	-
Load-B	-	-
Store-C	-	-
Load-D	-	-
Store-E	-	-
Store-F	-	-
Store-G	-	-
Store-H	-	-

Table 3.8 Data (Load/Store) Order Example

Load/Store	Data Trace Order	DataOrder
Load-I	Ι	8 (ninth oldest)
-	А	0 (oldest)
-	С	1 (second oldest)
-	Е	2 (third oldest)
-	F	2 (third oldest)
-	G	2 (third oldest)
-	Н	2 (third oldest)
-	В	0 (oldest)
-	D	0 (oldest)

#### Table 3.8 Data (Load/Store) Order Example (Continued)

### 3.8 Tracing During Processor Mode Changes

Note that during normal execution, the processor will change its operation mode frequently. For example, when executing user-level code, an interrupt may cause the processor to jump to kernel mode to service the interrupt. When the interrupt has been serviced, the processor will switch back to user mode. A mode change is indicated in the tracing logic by tracing out a TMOAS for TType.

In the situation that the mode change affects tracing, for example, the tracing system has been set up to trace only in user mode and not in kernel mode, then the interrupt service routine should not be traced. Upon jumping to kernel mode, the core tracing logic will add a TMOAS as the last record. In the meantime, all the accompanying InsComp values are traced as NI (No Instruction) until the TMOAS entry is traced. Once the TMOAS record has been output, nothing new is traced until execution jumps back into user mode. Note that pending information about outstanding loads and stores that were executed before the mode switch could still be traced. By knowing the static instruction stream in the user program, and using the TMOAS record, the external trace reconstruction software can figure out that tracing was suspended when the processor jumped to kernel mode.

When jumping from a non-tracing mode to a tracing mode, the first record output is TMOAS to indicate the mode change. This is followed by a full PC value of the first instruction in the tracing mode. This will enable the external trace reconstruction software to resynchronize itself and track program execution in the desired mode.

When tracing is turned on and the processor enters Debug Mode where tracing is turned off, in the cycle-accurate tracing situation where every cycle is recorded including the ones where no instruction is executed, it is recommended that the processor turn off tracing as soon as it is detected that the *DM* bit is set. Otherwise, since it might take hundreds of cycles to fetch the first debug mode instruction through the TAP/probe and execute it, the trace buffer will fill with records of idle cycles before the execution of the first debug instruction can be used to detect that tracing must be turned off. Thus, recording the entry into Debug mode as a processor mode change and then immediately stopping all tracing will prevent useful trace information in the trace buffer from being overwritten. In this situation, in the presence of MIPS MT, it is recommended that all *DM* bits (in each VPE) be checked, and when any one of them is set, tracing be immediately stopped when in cycle accurate mode).

## 3.9 Tracing Store Conditionals

A store conditional instruction that is part of an LL/SC operation may or may not perform the actual store operation. A store conditional is always traced out as an IS or ISB for the InsComp value. If a store address or data is being traced, then this associated information is traced as well. It is the responsibility of software to determine from the context of the tracing and the program source whether the store conditional was successful or not. For typical uses of LL/SC pairs where the code executes in a loop until the SC succeeds, it should be easy to determine if the SC succeeded.

#### 3.10 Tracing MIPS16e<sup>™</sup> and microMIPS<sup>™</sup> Macro Instructions

In the MIPS16e<sup>TM</sup> ASE, several single MIPS16e instructions expand to a fixed sequence of multiple 32-bit instructions. These include the SAVE, RESTORE, and ASMACRO instructions. (See the *MIPS32*® *Architecture for Programmers Volume IV-a: The MIPS16e*<sup>TM</sup> *Application-Specific Extension to the MIPS32*® *Architecture*, document number MD00076). Similarly, in microMIPS macro instructions include the LWM/SWM variants, LWP/SWP instructions. (See the *MIPS*® *Architecture for Programmers Volume II-B: The microMIPS Instruction Set*, document number MD00582).

When executing a Macro instruction, note that the PC address does not change for the instructions that comprise the macro instruction, and thus the core does not output a PC value until it executes the first instruction outside the Macro. In fact, the core indicates the completion of the Macro instruction by outputting a full PC value for the first instruction executed after the macro instruction. This instruction could either have been reached sequentially by falling out of the macro sequence, or by executing a branch instruction from within the macro sequence. This full PC value is output using a branch indication, e.g., IB for the InsComp value, even though this instruction is most likely not a branch target. The external reconstruction software will note the preceding Macro instruction, and hence be able to handle this situation correctly.

Within the macro sequence, normal tracing is carried out. Note that the macro sequence can include, in addition to arithmetic and logical instructions, load and store instructions, which will be traced in a manner similar to loads/ stores that are not in a macro instruction sequence. (Note that any branch instruction inside the Macro sequence can only branch out of the Macro sequence and not to any location within the sequence, since all instructions within the sequence have the same PC value).

### 3.11 Tracing MIPS16e<sup>™</sup> Extend Instructions

A MIPS16e extend instruction is considered a single instruction, and therefore the PC of the extend part is traced. Note that a branch to a MIPS16e extend instruction is to the extend part of the instruction. (For details, refer to the *MIPS32*® *Architecture for Programmers Volume IV-a: The MIPS16e*<sup>TM</sup> *Application-Specific Extension to the MIPS32*® *Architecture*, document number MD00076).

### 3.12 Tracing Instruction Cache and Data Cache Misses

With revision 4.0 of the specification, the PDtrace interface adds the feature in which misses in the instruction cache and data cache are traced out by the Trace Control Block. This information is associated with the InsComp signal for instruction caches misses. The instruction cache miss and the data cache miss indicate a miss in the first level of the cache hierarchy. If instruction cache miss tracing is enabled, and PC tracing is disabled, the full PC of the instruction that missed in the cache must be traced.

**Implementation Notes:** In a processor that implements an instruction fetch buffer and does speculative execution and instruction prefetching, the instruction cache miss information may be duplicated for all instructions in a cache line, or the instruction cache miss could have been hidden from the back-end of the execution pipeline due to

prefetching. And since tracing is done when an instruction graduates, at the back-end of the pipeline, the instruction cache miss statistics are not guaranteed to be 100% accurate. This problem is made worse in the presence of MIPS MT, where due to frequently switching execution between thread contexts, cache miss information for a specific instruction of a specific thread context can be lost by the time that instruction is traced out.

Similarly, in an implementation it is possible that not all load/store misses are traced due to certain constraints in how the pipeline timeline is implemented, or not all operations shown as misses might actually have been a miss. For example, in the MIPS32 24KE pipeline, a store operation that misses in the microTLB will show up as a hit in the output trace, whether or not this store actually missed in the cache. This is due to the fact that the store operation passes beyond the trace point in the pipeline before the cache miss or hit logic is done.

# 3.13 Tracing Potential Function Call/Return Instructions

To debug a program and understand its behavior, it is often sufficient to understand the execution call graph. When trace memory is limited, this can be an effective means for program debug for error or performance. To facilitate this feature, revision 4.0 of the PDtrace specification adds the ability for the processor to trace a potential function call instruction or a function return instruction.

ISA	Function Call Instructions	Function Return Instructions
MIPS32/64	JAL, JALR, JALR.HB, JALX	JR, JR.HB, ERET, DERET, IRET
microMIPS32/64	JAL, JALR, JALR.HB, JALX, JALR16, JALRS16, JALRS, JALRS.HB, JALS	JR, JR.HB, JR16, JRC, JRADDIUSP, ERET, DERET, IRET
MIPS16e	JAL, JALR, JALRC, JALX	JR, JRC

#### Table 3.9 Possible Instructions for Function Call/Returns

Note that the conditional procedure call instructions BGEZAL, BGEZALL, BLTZAL, and BLTZALL are intentionally omitted from this list. Since executing these instructions does not automatically imply a procedure call, one would have to examine the PC trace to be certain whether or not a procedure call was invoked. When the TFCR bit is set and PC Tracing is enabled, the FCR bit should be set in the trace format used for the function call/return instruction. When PC Tracing is disabled, in addition to the FCR bit being set for the function call/return instruction, the full PC of the function call/return instruction must be traced.

# 3.14 Tracing with MIPS® MT Module

When the MT Module is present on the processor, for effective program debug and analysis, trace data needs to be qualified with the VPE and the TC number of the instruction being traced. The user via the debugger can request that only instructions from a particular VPE or TC be traced. The analogous function in the CP0 trace control register is provided via the *TCNum* and *CPUId* bits.

On the trace output, if MT is present on the processor, then every instruction traced is qualified with the TC identification. Software can tell from the TCid which VPE it belongs to by reading the appropriate MT CPO registers. Each PC, address, and data delta computation is done on a per-TC basis. The processor is therefore expected to maintain per-TC delta values. The first time that a PC is traced for a thread, the full address is traced. This initiates the process whereby future instructions from that thread are done using delta PC values.

To clarify further, each thread of instruction trace is independent and thus must carry its own output of the TMOAS record, i.e., whenever trace is initiated for a new thread, a TMOAS is required for that thread. This is because each thread can have its own processor mode such as MIPS32 or MIPS16e/microMIPS, and this needs to be indicated cor-

rectly for that thread. In other words, every time trace is re-started for a thread, perhaps because of a FIFO overflow, a separate TMOAS is required on a per thread basis. A sync operation also requires a TMOAS on a per TC basis. If tracing is initiated for only a single TC, then only a single TMOAS is required. But if tracing is initiated for multiple TCs or per VPE, then separate TMOAS records are required per TC as described above. Also note that when multiple TCs are being traced, and a TMOAS is sent for the first TC after a sync, the sync counter is restarted, even though all TMOAS for other TCs have not yet been sent. Note that TMOAS is also sent on a TC restart, that is, a write to the TC restart register.

# 3.15 Tracing with MIPS® Virtualization Module

When the Virtualization Module is present on the processor, for effective program debug and analysis, trace data can be qualified with the GuestID of the instruction being traced. This allows the trace reconstruction software to differentiate among different Guest OSes/Applications and Root level execution. If the ID field of the GuestCtl1 register is not implemented, the effective GuestID field of executed code is 1 bit and this 1 bit is reflected in the trace output. The user via the debugger can request that only instructions from a particular GuestID be traced. The analogous function in the CP0 trace control register is provided.

Upon each entrance to Guest Mode (exit from Root Mode) and each entrance to Root Mode (exit from Guest Mode), a TMOAS record is required to denote the new GuestID of subsequent instruction execution.

# 3.16 Tracing in WAIT State

A processor enters a WAIT or sleep state when transitioning to a low-power mode. In this situation, since the processor is not executing any instructions or doing any useful work, it is not necessary to continue tracing, which can be an unnecessary drain on power.

# 3.17 Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints

The MIPS EJTAG Specification describes the hardware data and instruction breakpoint feature. In brief, a core or processor can optionally implement up to 15 instruction and up to 15 data EJTAG hardware breakpoints. These breakpoints, when encountered during program execution, cause the processor to take a debug exception. Important to this discussion is that a bit (TE bit 2) in the breakpoint control register, when set, allows a trigger signal to be generated (instead of, or in addition to, causing a debug exception). The PC/Data tracing interface uses this trigger signal to trigger trace on/off and to enable other tracing modes. When a trigger is generated, this information is traced into the trace memory so the trace software can have knowledge of when trace triggers were generated.

Please refer to Chapter 9, "EJTAG Trace Registers" on page 104 for the description of the registers which control trace triggering through EJTAG breakpoints.

# 3.18 Tracing Performance Counter Values

Dumping performance counter values through the trace stream provides the ability to correlate performance counter events to the specific instruction execution path. In fact, this provides is a non-intrusive read out of the performance counter values that does not alter execution behavior. In addition, with the right mechanisms in place, it can allow the ability to dynamically change the granularity of reading out the counter values without requiring recompilation of user code. For example, if a particular type of stall is suspected to be high in a particular function, that function can be traced individually, and the performance counter set to detect those stalls and dumped out periodically, thereby allowing a better correlation of that stall type to particular code blocks within that function to narrow down the performance bottleneck.

The performance counter trace feature has been defined in specification revision 06.00 and higher. The *PeC* bit (bit 8 in *TraceControl3* and bit 0 in *TCBControlE*) defines whether or not this optional feature is implemented. Another bit, *PeCE* (bit 9 in *TraceControl3* and bit 1 in *TCBControlE*), indicates during program execution whether or not the feature is enabled. As before, the bit in the TCB register is used by external probe-based debugging and trace control, and the bit in *TraceControl3* is used when software-controlled tracing is in effect. Four other bits (bits 9, 10, 11, and 12 in the *TraceControl3* register and bits 2, 3, 4, and 5 in *TCBControlE* register) are used to enable the specific events that can trigger a dump of the performance counter values. These four events are:

- 1. Synchronization counter expiration trigger (PeCSync)
- 2. Hardware trace breakpoint trigger (PeCBP)
- 3. Function call, function return, or exception occurrence trigger (*PeCFCR*)
- 4. When any active performance counter in the processor overflows (PeCOvf)

Bit 15 *PCTD* (Performance Counter Trace Disable) in the *Performance Counter Control* register is used to provide more detailed control over whether or not a particular performance counter value should be dumped with all the others. This bit is used to disable the specified performance counter from being traced when performance counter trace is enabled and a performance counter trace event is triggered. Note that the reset and default value for this bit is 0, which enables tracing of this performance counter. Software must explicitly set this bit to 1 to disable tracing this counter value.

The number of performance counters is implementation-specific. Implementations may choose to include an additional cycle counter to help calculate event frequencies. This optional cycle counter has these properties:

- 1. It is not visible in the normal Coprocessor 0 register space, instead its output is only visible in Performance Counter trace information.
- 2. Is 32-bits in width, up-counting from 0x0000000 to 0xFFFFFFF.
- 3. Increments at an implementation-specific rate, though the preferred rate is the CPU pipeline clock frequency.
- 4. Roll-overs the count from 0xFFFFFFF to 0x00000000 without any type of overflow indication.
- 5. The counter increments only after the *PeCE* bit is set and at least one of the Performance Counter is traced. The counter does not increment when either the Performance Counter feature is disabled (*PeCE* bit is clear) or none of the Performance Counters are being traced (all of the *PCTD* bits are set).
- 6. Anytime a trigger event causes a Performance Counter value to be deposited into the trace and at least one of the Performance Counters is traced (at least one of the *PCTD* bits is clear), the value of the cycle counter is also deposited into the trace. The value of the cycle counter is deposited into the trace immediately after the Performance Counter values.
- 7. If none of the Performance Counters are traced (all of the *PCTD* bits are set), the cycle counter value is not deposited into the trace.

It is not required to have a reset value for this counter, though if the counter is initialized by reset, a reset value of 0x00000000 is preferred. It is also implementation specific if the counter is reset upon the clearing of the *PeCE* bit.

# 3.19 Filtered Data Trace Mode

This mode is added in PDtrace Specification revision 06.00 and higher. Bit 0 in *TraceControl3* (*FDT* bit) is used to either disable (value 0) or enable (value 1) this mode. When this mode is enabled, data load and store addresses are compared to the hardware data breakpoint address, if the addresses match, the data value associated with that match along with the address are traced out.

This mode works even when data address and/or value tracing is turned on. However, the general usage model is when both PC and Data trace are turned off since it may not always be possible to identify data that was traced due to a match vs. the regular data stream. This mode is used to shadow one or more static (fixed-address) variables. When there is a store to the variable, the store value is captured into the trace. Since there are generally two or more data triggers/watchpoints, the trace will need to uniquely identify the shadowed variable by also tracing out the associated address.

A main use of this filtered data trace is to support tracing of events in an application code on a Linux system. This type of instrumented code tracing is primarily used for performance analysis although it can also be used for event logging and debug. (This mode has been introduced to provide a mechanism to do low-overhead event tracing from user application code, since the *User Trace Data* registers require a kernel call from user mode.)

Another potential use of this mechanism is to set a watchpoint and track values written to an I/O or peripheral register. Off-chip trace probes can timestamp these values, thus providing valuable performance information on the delta between writes, assuming this was the intended use.

# 3.20 Trace Enabling/Disabling Condition

The input control values to the core that enable tracing can be from the TCB registers or from the CP0 control registers. In addition, trace can also be triggered on and off by the EJTAG hardware instruction and data breakpoint settings, as described in 3.17 "Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints" on page 38. The equations specified here clarify the conditions under which different input factors will enable or disable tracing.

Trace enabling and disabling from software is similar to the hardware method, with the exception that the bits in the control register are used instead of the input enables from registers in the TCB. The *TraceControl*  $_{TS}$  bit controls whether hardware (via the TCB), or software (via the *TraceControl* register) controls tracing functionality.

In any given cycle *n*, an instruction is traced if the following equation evaluates true:

TraceOn & (TriggerOn(n) | MatchEnable | TriggerEnable | DQEnable | FilterDataTraceActive) (EQ 1)

In every cycle, the following state variable is set and then used in the next cycle:

TriggerOn(n+1) <- TraceOn & (TriggerEnable | (TriggerOn(n) & (~TriggerDisable))(EQ 2)

The various expressions used in (EQ 1) and (EQ 2) are defined here.

```
((TraceControl<sub>U</sub> & UserMode)
   (TraceControl<sub>K</sub> & KernelMode)
   (TraceControl<sub>s</sub> & SupervisorMode)
   (TraceControl_{E} \& ExceptionMode)
   (TraceControl<sub>D</sub> & DebugMode)))
((not TraceControl_{TS})
                                                  8
 MTEnable
                                                  æ
 (TCBCONTROLA_{G} \text{ or } (TCBCONTROLA_{ASID} = EntryHi_{ASID}))
                                                                   &
(\text{TCBCONTROLE}_{Gv}=0 \text{ or } (\text{TCBCONTROLE}_{GuestID} = \text{EffectiveGuestID}))
                                                                               &
 ((TCBCONTROLA<sub>U</sub> & UserMode)
   (TCBCONTROLA<sub>K</sub> & KernelMode)
   (TCBCONTROLA<sub>S</sub> & SupervisorMode)
   (TCBCONTROLA<sub>E</sub> & ExceptionMode)
   (TCBCONTROLA<sub>D</sub> & DebugMode)))
MTEnableR \leftarrow (MT Module not present)
               ((MT Module present) &
                 ((!TCV)
                   (TCV & TCNum=current_TC_context)
                   (!VPEV)
                    (VPEV & VPENum=current_VPE)))
MTEnable \leftarrow (MT Module not present) |
               ((MT Module present) &
                  ((!TCBCONTROLC<sub>TCValid</sub>)
                   (TCBCONTROLC<sub>TCnum</sub> & TCNum=current_TC_context) |
                   (!TCBCONTROLC<sub>CPUValid</sub>)
                    (TCBCONTROLC<sub>CPUValid</sub> & VPENum=current_VPE)))
TriggerEnable ← Lowest Numbered Trigger turns on tracing either because the DBPC
or IBPC value was 001, 011, 101, or 111
TriggerDisable ← Lowest Numbered Trigger turns off tracing because the DBPC or
IBPC value was 000 or 100
FilterDataTraceActive \leftarrow TraceControl3<sub>FDT</sub> &
                              (Load_Address_Matches_Hardware_Breakpoint_Address
                                Store_AddresS_Matches_Hardware_Breakpoint_Address)
```

As seen in the (EQ 1), trace can be turned on only if the master switch On or PDI\_TraceOn is first asserted (TraceOn). Once asserted, there are three ways in which instruction tracing can occur:

- 1. A trigger had occurred in the past that turned on tracing, but no trace disabling trigger had occurred since then (TriggerOn(n)).
- The input enable signals from the TCB or the trace control register indicate a tracing condition (MatchEnable). This type of tracing is done over general program areas. For example, all of user-level code for a particular process (ASID specified), or some such conditions.
- 3. The third method to turn on tracing is from the processor side using the EJTAG hardware breakpoint triggers (TriggerEnable). If EJTAG is implemented, and hardware breakpoints can be set, then using this method, fine grain tracing control is possible. It is possible to send a trigger signal that turns on tracing at a particular instruction. For example, it would be possible to trace a single procedure in a program by triggering on trace at the first instruction, and triggering off trace at the last instruction.

Trace is turned off when (EQ 1) evaluates false. Note that tracing can be unilaterally turned off by de-asserting the *On* bit or the *PDI\_TraceOn* signal.

# **PDtrace™ Output Trace Formats**

One of the two main functions of the TCB is to capture trace information and send it to an on-chip or off-chip trace memory. This trace information is then analyzed by the trace reconstruction software in the debugger. Since tracing the entire run of a program can require a lot of storage, compression of trace information is a desirable goal. While the trace information undergoes one level of compression in the core, further compression is possible before the trace information is stored to trace memory by the TCB. The TCB achieves this compression using a number of trace formats, which eliminate the storage of unnecessary trace bits in each cycle. This chapter describes these formats.

In PDtrace revision 05.00 and higher, a mechanism is added to decouple load/store cache miss indications from data tracing. This is done by augmenting existing trace formats with load/store hit/miss information (see Section 4.3.2.1). The load/store miss indication information is always sent at a fixed offset from the INSCOMP message for that particular instruction. The offset is implementation-dependent (2 for the MIPS 34K core family). Since the offset is always fixed, we do not need a mechanism at startup to identify the offset.

In PDtrace revision 06.00 and higher, a new feature is added for complex cores like the MIPS 74K core family to provide the user with information about why no instructions completed in a particular cycle. Existing trace formats are expanded to include this information. The extensions to the trace formats are described in Appendix A, "Implementation-Specific PDtrace<sup>TM</sup> Enhancements for MIPS32® 74K<sup>TM</sup> Cores".

In PDtrace revision 07.00 and higher optional support is added for wider address/data lengths in TF3 and TF4, and for address/data lengths which vary between individual TFs. Varying the AD width per TF can give improved data compression since shorter AD lengths can be used for data values which have redundant sign bits. Wider AD formats can be implemented where desired to give higher throughput for 64 bit data values. Improved compression and higher throughput for wider values are both of particular use for MIPS64® cores, though these features can also be used on MIPS32® cores where desired.

# 4.1 Single-Pipe Tracing Formats

The formats discussed in this section are relevant only when the core or processor being traced is a single-issue, i.e., single pipeline implementation. The multi-pipeline case is discussed in 4.3 "Multi-Pipe Tracing Formats".

### 4.1.1 Trace Format 1 (TF1)

A processor stall is identified when *InsComp[2:0]* is 000, *TType[2:0]* is 000, and no overflow occurs. When the processor is stalled, no execution trace information needs to be recorded except that this was a stall cycle. This can be done efficiently using a single bit "1" for this format. This is Trace Format 1 (TF1) as show in Figure 4.1. Note that this stall information is needed only when tracing is used to account for all execution cycles, i.e., cycle-accurate tracing (*TCBCONTROLB<sub>CA</sub>* = 1, see 8.2 "TCBCONTROLB Register"). However, TF1 generation is suppressed if the processor executes a WAIT instruction. Once the processor exits the WAIT state, TF1 messages resume.

Note that when parsing a trace format sequence, if the first bit of the trace format is a one, then this is TF1 and the next bit is the first bit of the next trace format.

#### Figure 4.1 TF1 (Trace Format 1)



### 4.1.2 Trace Format 2 (TF2)

A study of program traces shows that with only PC tracing enabled, nothing of significance needs to be captured a large percentage of the time. For instance, when *TType[2:0]* is **NT** (000), i.e., No data Trace, there is nothing to be traced. So, when *TType[2:0]* is **NT** and *InhibitOverflow* is 0, the only significant trace output is *InsComp[2:0]*. Having used a single bit value of "1" for TF1, we indicate the combination of non-zero *InsComp[2:0]*, zero *TType[2:0]*, and zero overflow in two bits (10<sub>2</sub>). The next three bits of the format are the value of *InsComp[2:0]*. This trace format with five bits is called Trace Format 2 (TF2), as shown in Figure 4.2.

#### Figure 4.2 TF2 (Trace Format 2 Single-Pipe)



Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses and to tag an instruction that might be a function call or return. These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF2 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user via bit TLSIF (bit 11) in *TCBCONTROLB* register. Hence, for correct interpretation of the trace formats, the trace reconstruction software must be told whether or not these 2 bits are present in each relevant trace format. This impacts other formats well, and will be discussed in each sub-section separately. The two optional bits of the TF2 format are shown in Figure 4.3.

- The Im bit indicates the Instruction miss for this instruction in the instruction cache.
- The optional Fcr bit indicates that this instruction is potentially a function call or return instruction.

#### Figure 4.3 TF2 with Optional Bits (Trace Format 2 Single-Pipe)

Im Fc InsComp 1	

### 4.1.3 Trace Format 3 (TF3)

When *TType[2:0]* is not **NT** (000) and there is no overflow, all trace information needs to be captured. This is the TF3 format shown in Figure 4.4. The *DataOrder[2:0]* value is an exception in that it only needs to be captured on the last cycle of a **D**ata **T**race (**DT** for the *TType[2:0]* value). Hence, a slight distinction is made between this format TF3 (which excludes the *LoadOrder[2:0]* value, see Figure 4.4), and the format TF4 (which includes the *DataOrder[2:0]* value, see Figure 4.7). This shows a data order value of 4 bits, but this is implementation-dependent and the number

of bits in the DataOrder field is preset by the implementation in the  $TCBCONTROLC_{NumDO}$  bits. The total length of the format increases by the corresponding number of bits.

TF3 is distinguished from TF2 by having  $000_2$  on the first three bits. TF3 has a variable number of bits, depending on the values of the *TCBCONTROLE<sub>ADWBits</sub>*, *TCBCONTROLE<sub>ADWUnits</sub>* and *TCBCONTROLA<sub>ADW</sub>* fields. (See Section 8.1 "TCBCONTROLA Register" and Section 8.5 "TCBCONTROLE Register").

PDtrace Rev 07.00 and higher adds optional support for wider address/data lengths in TF3 and TF4, and for address and data lengths which vary between individual TFs. Varying the AD width per TF can give improved data compression since shorter AD lengths can be used for data values which have redundant sign bits. Wider AD formats can be implemented where desired to give higher throughput for 64 bit data values. Improved compression and higher throughput for wider values are both of particular use for MIPS64® cores, though these features can also be used on MIPS32® cores where desired.

Support for these new features is provided by the addition of two new fields to the *TCBCONTROLE* register called *ADWUnits* and *ADWBits*, and a new field *ADW* in *TF3/TF4*. The new *TF3/4<sub>ADW</sub>* field is an optional field specifying the width of the *AD* field in that particular *TF*. The width of the *TF3/4<sub>ADW</sub>* field is specified by the *TCBCON*-*TROLE<sub>ADWBits</sub>* value, with a width of zero corresponding to the legacy behavior of no *TF3/4<sub>ADW</sub>* field, and fixed *AD* width per *TF*. *TCBCONTROLE<sub>ADWUnits</sub>* encodes the units specified by the *TF3/4<sub>ADW</sub>* field. When *ADWUnits*=0, 1, 2 or 3, *TF3/4<sub>ADW</sub>* specifies the width of the *AD* field in byte, halfword, word or doubleword units respectively. The width of the AD field is given by (*TF3/4<sub>ADW</sub>*+1) multiplied by the size of one unit. When *ADWBits*=0, *TF3/4<sub>ADW</sub>* is considered to have a fixed value of zero, corresponding to a fixed *AD* width equal to the size of 1 unit.

To match the PDtrace behavior prior to the addition of the *ADWBits* and *ADWUnits* fields, the case where *ADWBits*=0 and *ADWUnits*=0 is treated specially. In this case, the size of *AD* is determined by the *TCBCONTROLA*<sub>ADW</sub> field, with *TCBCONTROLA*<sub>ADW</sub>=0 corresponding to a 16 bit AD field, and *TCBCONTROLA*<sub>ADW</sub>=1 corresponding to a 32 bit AD field. For other cases, the *TCBCONTOLA*<sub>ADW</sub> field is no longer needed to specify the *AD* width, and it is reused with a different meaning as discussed below. The width ADBits of the AD field for each possible configuration setting is given in Table 4.1 "Width (ADBits) of AD field as function of configuration".

ADWBits	ADWUnits		TF3/4 <sub>ADW</sub>	TEnd present?	ADBits
0	0	0	Not present	Yes	16
0	0	1	Not present	Yes	32 <sup>1</sup>
0	1,2,3	Х	Not present	If TCBCONTROLA <sub>ADW</sub> =0	16,32,64
1	0	Х	0,1	If TCBCONTROLA <sub>ADW</sub> =0	8,16
1	1	Х	0,1	If TCBCONTROLA <sub>ADW</sub> =0	16,32
1	2	Х	0,1	If TCBCONTROLA <sub>ADW</sub> =0	32,64
2	0	Х	0,1,2,3	If TCBCONTROLA <sub>ADW</sub> =0	8,16,24,32
2	1	Х	0,1,2,3	If TCBCONTROLA <sub>ADW</sub> =0	16,32,48,64
3	0	Х	0,1,2,3,4,5,6,7	If TCBCONTROLA <sub>ADW</sub> =0	8,16,24,32, 40,48,56,64

1. When an address is encoded as a delta value, indicated by TMode=1, a core may opt to encode the delta value using a 16 bit AD field in this case.

In some implementations, it is guaranteed that each *TF* contains a complete data/address record, so the *TEnd* field in *TF3/TF4* is redundant. To allow removal of the redundant field, for all cases other than the legacy *ADWUnits*=0/ *ADWBits*=0 case, the *TCBCONTROLA*<sub>ADW</sub> field is recycled and used to specify the presence or absence of the *TEnd* bit in *TF3/TF4*. A *TCBCONTROLA*<sub>ADW</sub> value of 1 means that there is no *TEnd* bit in *TF3/TF4*, and that every address/data value is complete. A *TCBCONTROLA*<sub>ADW</sub> value of 0 means that the *TEnd* bit is present in *TF3/TF4*.

When cycle-by-cycle accuracy is not needed, the least-significant bit of TF3 may be removed by the TCB hardware. Please refer to Section 5.1.1 on page 56.

#### Table 4.2 TF3 and TF4 (TraceFormat 3/4 Single Pipe)

TF3 Format when ADWBits equals 0 (optional Fcr/Im and PCV bits shown in separate rows):

			26(42)	11	10	9	8 6	5 3	2	1	0
	+2	+1	AD		TMode	TEnd	TType	InsComp	0	0	0
+3	Im	Fcr	AD		TMode	TEnd	TType	InsComp	0	0	0
PCV	Im	Fcr	AD		TMode	TEnd	TType	InsComp	0	0	0

TF3 Format when ADWBits>0, TEnd present (optional Fcr/Im and PCV bits shown in separate rows):

			11+ADWBits+ ADBits-1	11+ADWBits	11+ADWBits -1	11	10	9	8 6	5 3	2	1	0
	+2	+1	AD		ADW		TMode	TEnd	TType	InsComp	0	0	0
+3	Im	Fcr	AD		ADW		TMode	TEnd	TType	InsComp	0	0	0
PCV	Im	Fcr	AD		ADW		TMode	TEnd	ТТуре	InsComp	0	0	0

TF3 Format when ADWBits>0, TEnd not present (optional Fcr/Im and PCV bits shown in separate rows):

			10+ADWBits +ADBits-1	10+ADWBits	10+ADWBits -1	10	9	8	6	5 3	2	1	0
	+2	+1	AD		ADW		TMode	ТТуј	pe	InsComp	0	0	0
+3	Im	Fcr	AD		ADW		TMode	ТТуј	pe	InsComp	0	0	0
PCV	Im	Fcr	AD		ADW		TMode	ТТуј	pe	InsComp	0	0	0

TF4 Format when ADWBits equals 0 (optional Fcr/Im/LSm bits shown in separate row):

			30(46)	14 11	10	9	8		6	5 3	2	1	0
+3	+2	+1	AD	DataOrder	TMode	1	1	0	0	InsComp	0	0	0
LSm	Im	Fcr	AD	DataOrder	TMode	1	1	0	0	InsComp	0	0	0

TF4 Format when ADWBits>0, TEnd present (optional Fcr/Im/LSm bits shown in separate row):

5±4D 15±4	D\A/Bite
	5+AD 15+A

			ADBits-1	WBits	-1	15	14 11	10	9	8	7	6	5 3	2	1	0
+3	+2	+1	AD		ADW		DataOrder	TMode	1	1	0	0	InsComp	0	0	0
LSm	Im	Fcr	AD		ADW		DataOrder	TMode	1	1	0	0	InsComp	0	0	0

TF4 Format when ADWBits>0, TEnd not present (optional Fcr/Im/LSm bits shown in separate rows):

14+ADWBits 14+AD 14+ADWBits

			+ADBits-1	WBits	-1	14	13	10	)	9	8	7	6	5 3	2	1	0
+3	+2	+1	AD		ADW		Da	ataOrder		TMode	1	0	0	InsComp	0	0	0
LSm	Im	Fcr	AD		ADW		Da	ataOrder		TMode	1	0	0	InsComp	0	0	0

MIPS® PDtrace™ Specification, Revision 7.50

Some cores implement address compression by encoding addresses as a delta from the previous reported address (see Section A.4 on page 120). The use of this form of compression is indicated by a TMode value of 1 in TF3/TF4. When  $TCBCONTROLE_{ADWBits}$  and  $TCBCONTROLE_{ADWUnits}$  are both zero, indicating legacy behavior with no TF3/ $TF4_{ADW}$  field present, and  $TCBCONTROLA_{ADW}$  is 1, indicating a 32 bit AD field, a core may be configured to report all delta values using a 16 bit AD field. When either ADWUnits or ADWBits is not zero, the size of the AD field for deltas is determined in the same way as for regular adress and data values, ie using the  $TF3/TF4_{ADW}$  field value.

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses and to tag an instruction that might be a function call or return. These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF3 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told whether these bits are present. This impacts other formats well, and will be discussed in each sub-section separately. The two optional bits of the TF3 format are shown in Table 4.2.

Revision 6.00 (and higher) of the PDtrace specification introduces the ability to trace performance counter values. If this feature is enabled by the user, this information is traced through TF3, which can be optionally augmented by one bit. This expanded version of the TF3 format is show in Table 4.2. If the PCV bit is set to zero, reconstruction software must interpret the trace format as before. If the PCV bit is set to one, reconstruction software must interpret the AD bits of the format as the value of the performance counter. In addition, the TType must be set to DT, and TEnd (when present) must be set to zero.

### 4.1.4 Trace Format 4 (TF4)

The TF4 format is shown in Table 4.2. TF4 covers the case when *TType[2:0]* is set to **DT** and *TEnd* (when present) is set to 1, that is, the last cycle of the current data trace. The pattern on bits [9:6] (or [8:6] in the case that TEnd is not present) distinguishes TF4 from TF3. Note that the TF4 format will be used for the last cycle of both Load and Store Data transmission, a small inefficiency.

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses, load/ store data misses, and to tag an instruction that might be a function call or return. Therefore, TF4 can optionally be augmented by three bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told if these 3 bits are present. The optional bits of the TF4 format are shown in Table 4.2. For non-coherent MIPS cores, only this format includes the LSm bit, that is, the bit that indicates a possible load/store data cache miss. This is because a data miss is associated with the transmitted data rather than the instruction that caused the miss.

### 4.1.5 Trace Format 5 (TF5)

When an overflow happens all other trace values are undefined and hence all current cycle trace values can be discarded. (When an overflow does occur, the trace always sends a full PC value in the next cycle. This is used for resynchronizing to the execution path.) The Trace Format 5 (TF5) shown in Figure 4.4 indicates an overflow.

Revision 4.00 of the PDtrace specification added one bit to this format for a total of 5 bits in preparation for future additional features. Those expected features proved to be unnecessary and for that reason Revision 6.13 (and higher) reverts the length of this format back to 4 bits.

#### Figure 4.4 TF5 (Trace Format 5)



### 4.1.6 Trace Format 6 (TF6)

Trace Format 6 (TF6) shown in Table 4.5 is provided to the TCB to transmit information that does not directly originate from the cycle by cycle trace data. That is TF6 can be used by the TCB to store any information it wants in the trace memory, within the constraints of the specified format. This information can then be used by software for any purpose. For example, TF6 can be used to indicate a special condition, trigger, semaphore, breakpoint, or break in tracing that is encountered by the TCB.

#### Figure 4.5 TF6 (Trace Format 6)

The definition of TCBcode and TCBinfo is shown in Table 4.3.

Revision 4.00 (and higher) of the PDtrace specification uses two of the TCBcode fields to indicate that Instruction or Data Hardware Breakpoints were caused by the instruction in the trace format immediately preceding this TF6 format. Whether the trigger caused by the breakpoint turned trace off or on is indicated by the appropriate TCBinfo field value. Note that if the processor is tracing and trace is turned off, this would be passed on to the external trace memory appropriately. If the processor is not tracing, and trace is turned on by a hardware breakpoint, then this record would show up in trace memory as the first instruction to be traced (it is also the one that triggered trace on). If tracing is on-going and other triggers continue to keep turning on trace, then this would show up as a TF6 in trace memory. Revision 5.00 (and higher) of the PDtrace specification define an additional bit in TCBInfo, when TCBcode '1001' is used (see Table 4.3).

TCBcode	Description	TCBinfo
0000	Trigger Start: Identifies start-point of trace. TCBinfo identifies what caused the trigger.	Cause of trigger.
0100	Trigger End: Identifies end-point of trace. TCBinfo identifies what caused the trigger.	Taken from the Trigger control register gener-
1000	<b>Reserved.</b> This value used to indicate a trigger center. Starting from PDtrace rev 6.00, this value is reserved for future use.	ating this trigger.
1100	Trigger Info: Information-point in trace. TCBinfo identifies what caused the trigger.	

Table 4.3 TCBcode and TCBinfo fields of Trace Format 6 (TF6)

TCBcode	Description	TCBinfo
0001 <sup>1</sup>	No trace cycles: Number of cycles where the processor is not sending trace data, but a stall is not requested by the TCB. This can happen when the processor, during its execution, switches modes internally that take it from a trace output required region to one where trace output was not requested. For example, if it was required to trace in User-mode but not in Kernel-mode, then when the processor jumps to Kernel-mode from User-mode, and an internal FIFO is emptied, then the processor stops sending trace information. In order to maintain an accurate account of total execution cycles, the number of such no-trace cycles have to be tracked and counted. This TCBcode does this tracking.	Number of cycles (All zeros is equal to 256). If more than 256 is needed, the TF6 format is repeated.
0101 <sup>1</sup>	<b>Back stall cycles:</b> Number of cycles when no trace information was sent, for whatever reason.	
1001	Instruction or Data Hardware Breakpoint Trigger: Indicates that one or more of the instruc- tion or data breakpoints were signalled and caused a trace trigger. Bit 8 of the TCBinfo field indicates whether it was an instruction (0) or data (1) breakpoint that caused the trigger. Bit 9 indicates whether or not trace was turned off (0) or on (1) by this trigger. Bits 13:10 encodes the hardware breakpoint number. Bit 14 indicates if tracing from the coherence manager was affected (1) or not (0). When tracing is turned off, a TF6 will be the last format that appears in the trace memory for that tracing sequence. The next trace record should be another TF6 that indicated a trigger on signal. It is important to note that a trigger that turns on tracing when tracing is already on will not necessarily get traced out, and is optional depending on whether or not there is a free slot available during tracing. Similarly, when tracing is turned off, then a trigger that turns off tracing will not necessarily appear in trace memory. Finally, if multiple breakpoints cause trigger actions, only one of the matching breakpoints is encoded in bits 13:10, and the trigger action is reported in bit 9.	Values are as described.
1101	Reserved for future use	Undefined
0010, 0110 1010		
1110	Used for processors implementing MIPS MT Module, see format TF7	TC value
xx11	TCB implementation dependent	Implementation depen- dent

Table 4.3 TCBcode and TCBinfo fields of Trace Format 6 (TF6) (Continued)

1. TF6 formats with this TCBcode is not transmitted when TCBCONTROLB<sub>CA</sub> is 0

# 4.2 Format Enhancements for the MT Module

In the presence of hardware-based multi-threading such as that provided by the MT Module, there needs to be a method to indicate the thread ID (or TC, thread context) for every traced instruction. This is possible in one of two ways:

- 1. The first method would typically be used when the multithreading method is coarse-grained or block-based, that is, instructions from a single thread are executed for a while before switching to another thread. In this type of scheme, it would suffice to trace out the thread ID every time it changes and continue tracing instructions until there is a context switch. At which point, the new thread ID is traced, and so on. The thread ID thus traced is done using trace format 7 (TF7) illustrated in this section.
- 2. The second method is used when instructions from multiple threads are interleaved with a finer granularity. In this situation, the thread ID might change every cycle, or in the case of a scheme like SMT (SImultaneous multi-

threading), different instructions issued every cycle might belong to different thread contexts. In this situation, the thread ID must be traced with every traced instruction. This might add significantly to the amount of trace data, but there is no avoiding this extra burden. In this situation, every trace format discussed thus far, with the exception of TF1, TF5, and TF7, will be prefixed with a number of bits needed for the thread context value.

Bits in the TCB control register *MTtrace* determine which method is chosen, as well as the option to not trace the thread ID in a processor implementing the MT Module.

### 4.2.1 Trace Format 7 (TF7)

Trace Format 7 (TF7) shown in Table 4.6 is provided to the TCB to transmit information about the current Thread ID and is only used by a processor that implements the MT Module. This format is used to indicate that the formats being sent following this one all belong to the indicated Thread ID. Note that this is a sub-format of TF6. with a TCB-code value of 1110 and with the TCid value in the TCBinfo field.

Figure 4.6 T	F7 (Trace	Format 7)
--------------	-----------	-----------

8 7	8 7 4 3	2	1	0
тс	TC TCBcode 0	1	0	0

### 4.2.2 TF2--TF4 Augmented for MT Module

Up to 8 bits for the TC value is prepended to formats TF2, TF3, and TF4. The figure below illustrates the example of pre-pending 4 bits to format TF2 to support a hypothetical 34K core. Three bits in the TCB control register *TCbits* indicate how many TCid bits are needed for a particular core. In this example, the *TCbit* value would be set to four.

Figure 4.7	TF2 with Optional Bits an	d TCid Bits (Trace Format 2 Single-Pipe)
------------	---------------------------	--

10 7 6 5 4 2 1 0	
TCid Im $\begin{cases} Fc \\ r \end{cases}$ InsComp 1 0	

# 4.3 Multi-Pipe Tracing Formats

A processor with multiple pipelines requires additional support for sending trace information to trace memory. The TCB can perform some combining and the kind of format crunching as shown in the single-pipe case to reduce the number of bits that are sent out each cycle. If there are k pipelines within the core, 1, 2,... k, then for each cycle, the TCB generates a trace format from each pipeline, in that respective order. The external software programmer must refer to the User's Guide for that core to determine the order of the pipelines as hooked up to the PDtrace<sup>TM</sup> interface.

The trace format TF1 is usable by the TCB without change for multi-pipe tracing. The TF1 format indicates that the specific pipe did not complete an instruction and had no data to send.

TF5 is a common format. That is, all the pipes have to flush the trace buffer when just one of them has overflowed. Hence, a single instance of TF5 will suffice to cover all the 1..k pipeline stages. The trace reconstruction software must take this into account as it parses the trace formats in trace memory.

The TF6 format is also usable by the TCB without change, and as a common format. A TF6 format can be used after all the formats for the respective pipelines have been sent. Note that if needed, pipeline-specific information can be encoded within the TF6 format bits.

### 4.3.1 Multi-Pipe Trace Format 2-4 (TF2, TF3, TF4)

The TF2, TF3, and TF4 formats need the additional *PgmOrder[2:0]* value for multi-pipeline tracing. The **PgmOrder** field is added to all of them, right after the **InsComp** field, as shown in Figure 4.8, Figure 4.9, and Figure 4.10. The **PgmOrder** field is 3 bits wide to allow up to 8 pipelines. The number of processor pipelines is specified in the *TCBCONFIG*<sub>PiN</sub> field. See 8.7 "TCBCONFIG Register (Reg 0)" on page 92.

#### Figure 4.8 TF2 (Trace Format 2 Multi-Pipe)

	7 5	4 2	1	0
Ι	PgmOrder	InsComp	1	0

#### Figure 4.9 TF3 (Trace Format 3 Multi-Pipe)

:	29(45)	14	13	12	11 9	8 6	5	5 3	2	1	0
	AD		TMode	TEnd	PgmOrder	ТТуре		InsComp	0	0	0
					-						

TF4 for multi-pipe trace is defined as was the case for single-pipe trace. In the example in Figure 4.10, the TEnd bit (bit 12) is set, and the TType field (bits 8:6) is set to **DT** (100<sub>2</sub>). When the *ADW* field is present in TF3 or TF4, the *PgmOrder* field is inserted at bits 11:9, and the *TEnd* (if present), *TMode*, *DataOrder* (for TF4), *AD* and optional fields are shifted left by 3 bits. For conciseness, these cases have not been shown in the figure.

#### Figure 4.10 TF4 (Trace Format 4 Multi-Pipe)

32(48)	17	16 <sup>-</sup>	4	13	12	11 9	8	7	6	5 3	2	1	0
AD		LoadOrd	er T	Mode	1	PgmOrder	1	0	0	InsComp	0	0	0

### 4.3.2 Trace Format Extensions for Coherent Systems

The PDtrace architecture requires the coherent synchronization Id to be traced out from each core in a coherent system to allow correlation between requests from a core with transactions at the CM. The exact implementation of how this information is made available is highly dependent on the particular core on which it is implemented. We describe one mechanism that is implemented in the 34K core for CMP and extends every existing trace format by between 1 and 4 bits in Section 4.3.2.1.

#### 4.3.2.1 Expanding Existing Trace Formats

The first mechanism expands trace formats TF2,TF3,and TF4. Each of these formats is expanded by one to four bits. Each instruction that is capable of generating a bus request ("LSU" instruction) adds at least two bits. All non-LSU instructions add a single bit (0) to the end of the trace formats. An LSU instruction that hits in the cache adds two bits

a "10". If the instruction misses in the cache, it adds four bits - 11XY, where XY represent the COSId. The hit/miss/ COSId information for an LSU instruction is always sent after the instruction completion message for that instruction has been sent. Specifically, it is always attached to the second LSU instruction after the original instruction. For the 34K, this guarantees that the hit/miss information is available at the time it needs to be sent out. Note: An implementation may choose to treat the LSm bit in a TF4 packet as a 'don't care'. Reconstruction software must not rely on the accuracy of this value to get a data cache hit/miss indication.

# **TCB Trace Word**

Following the compression of data into the Trace Formats described in Chapter 4, "PDtrace<sup>TM</sup> Output Trace Formats" on page 43, the trace information must be streamed to either on-chip or off-chip dedicated trace memory. As previously explained, each of the major Trace Formats is a different size. In order to ensure the efficient storage of this information in a fixed-width on-chip memory and the transmission of this data through a fixed-width interface to off-chip memory, the Trace Formats are first gathered into Trace Words of regular width. This section describes the format of these Trace Words.

### 5.1 Trace Word

A Trace Word (TW) is defined to be 64 bits wide. A TW has a 4-bit type indicator on bits [3:0], an optional 2 or 4 bits to indicate the origin or source of this trace word, and regular TFs stacked up in the remaining 58 or 56 respective bits of the word. Figure 5.1, Figure 5.2, and Figure 5.3 show the 64-bit wide TW. The source bits are valuable and used in an environment where trace data from multiple cores or different sources needs to be combined and written into a single trace memory. The trace regeneration software can then use these bits to sort out which trace words belong to which core or other traced logic in the chip or SOC.

It is recommended to allow the number of source bits be a configuration option for a core. The value thus chosen is written to the two-bit *TWSrcWidth* field in the *TCB Control* register (Figure 8.2 on page 80). For non-zero source options, the value of source to be used is preset to 0 during configuration in the *TWSrcVal* field in the *TCB Control* register. This value can be overwritten by software if needed and changed from the default value of zero.

Note that in all Trace Word examples illustrated later in this chapter, it is assumed that the source field is zero. But those examples could have been constructed in a similar manner for source field widths of 2 and 4 bits without any loss of generality.

63 4	3	0
Trace		Туре

#### Figure 5.1 Trace Word with Zero Source Bits

#### Figure 5.2 Trace Word with Two Source Bits

63 6	5	4	3	0
Тгасе	Sou	rce	Туре	

	-					
63	8	7	4	3	(	0
	Trace		Source		Type	
					-515	

#### Figure 5.3 Trace Word with Four Source Bits

The **Trace** portion of a TW consists of one or more Trace Formats, TF1 through TF6. Note that trace formats TF1, TF2, TF5, and TF6 have a fixed size, while TF3 and TF4 can vary in size. The sizes of formats TF3 and TF4 are based on the value of the ADW bits. A further optimization is possible with an address value; that is, the redundant sign bits (in the upper address bits) can be optionally chopped from the formats, especially if the format straddles two TWs. This happens when TType is set to **TPC**, **TLA**, or **TSA**, TEnd is set to 1, and TMode is set to 0.

When Type is set to the **TMOAS** processor mode, this is traced as a TF3 with the **TMOAS** information in the AD field of that trace format type.

A TW is built by adding the TFs back to back until all 60 bits of the **Trace** field are used. If the last TF does not fit in **Trace**, it spills to the first bits of the **Trace** field in the next TW. The **Type** indicator is used to indicate where the first new TF starts in the new **Trace** field, which indirectly indicates the number of bits used to complete the TF from the previous TW.

When a TF cannot be completed in the remaining bits of a  $TW_n$ , it is sometimes more efficient to discard those bits of the  $TW_n$  and simply repeat all of them in the following  $TW_{n+1}$ . This is indicated in  $TW_{n+1}$  by setting **Type** to 1. When **Type** is 1, the first new TF of a TW starts at bit 0 in the **Trace** field. Since the previous  $TW_n$  ended with an uncompleted TF, a Type of 1 in  $TW_{n+1}$  instructs the decode software to discard the uncompleted TF in  $TW_n$ . Table 5.1 describes the word types for the TW.

Decimal value of the Type field	The first new TF starts at this bit in the Trace field	Description
0	N/A	This TW does not carry any trace information. The <b>Trace</b> field is set to all zeroes. In the off-chip interface, the <b>Trace</b> field can be truncated to make the TW fit the bit-width of the off-chip interface. For on-chip trace, this TW is not stored in memory.
1	0	This indicates a situation where a new TF is started at the beginning of this TW. This can happen when: (1) a new trace is begun, (2) the TF in the previous TW was completed, and (3) an incomplete TF at the end of the previous TW is discarded. If the last trace format of the previous TW was a TF3 with TType set to <b>TPC</b> , <b>TLA</b> or <b>TSA</b> , TEnd set to 1, TMode set to 0, and with at least one AD bit, that is considered to be a completed TF format, and no bits are discarded from the previous TW.
2 - 14	(Type - 1) * 4	The partial TF from the previous TW is completed in this TW in the bits available before the first new TF, i.e., bits 0((Type -1)*4)-1) in the Trace field. If extra bits are available after completing the straddling TF, the rest of the bits until the first new TF start are undefined. TF3 formats sending the last part of a relative address are allowed to remove the AD bits to only show the needed sign bits. This enables compression of sign-extended address or data bits when the TF3 straddles a TW.

Decimal value of the Type field	The first new TF starts at this bit in the Trace field	Description
15	56	If an implementation does not support any TFs longer than 56 bits and does not utilize a 4-bit source field, type 15 can be used to indicate that the first new TF begins at bit 56. In such an implementation, a TF can always be completed within 2 TWs, and the continuation field below is not needed.
	No new TF	The TF started in the previous TW could not be completed within 52 bits <sup>1</sup> . It might complete in this TW, but if it does not complete, then the next TW will have a <b>Type</b> value higher than one.

Table 5.1 Trace Word Type Field Descriptions (Continued)

1. 52 bits is the maximum allowable bits used to complete a TF from a previous  $TW_{n-1}$ , if a new one is to start in  $TW_n$ . This is so because a **Type** value of 14 indicates the maximum bit position (bit 52) in the **Trace** field, where a new TF will start.

As an example of how a TW is built, consider the trace sequence shown in Table 5.2. In this example, the ADW value is assumed to be 16 bits wide (a zero value for  $TCBCONTROLA_{ADW}$ ).

Cycle #	Trace Format	Cycle #	Trace Format
1	TF3 (16 significant AD bits)	2	TF3 (16 significant AD bits)
3	TF2	4	TF1
5	TF1	6	TF1
7	TF1	8	TF2
9	TF2	10	TF1
12	TF2	11	TF2
13	TF2	14	TF1
15	TF3 (5 significant AD bits)	16	TF1
17	TF2	18	TF2
19	TF2	20	TF2
21	TF3 (11 significant AD bits)	22	TF1
23	TF3 (6 significant AD bits)	24	TF6 (Stop indicator)

Table 5.2 Example Trace Sequence

The TF sequence in Table 5.2 will create the set of TWs shown in Figure 5.4. The shaded boxes containing a "u" are unused bits. Shaded boxes with an "s" indicate redundant sign-bits from a TF3 format; these sign-bits could not be removed by compression, and must be included as part of the AD field. A "1" indicates the single bit of 1 in a TF1 format.

	Figure 5.4 Trace word from Example Trace in Table 5.2																	
								Tra	ace								Т	уре
	5	5	5	4	4	4	3	3	2	2	2	1	1					
TW	9	6	2	8	4	0	6	2	8	4	0	6	2	8	4	0	3	0
1	1	TF2				TF3						1	TF3					1
2	TF2	2 1 s s s	s s s s	s s s s s		1	TF3		1 1	ГF2	TF2	TF2	1 7	FF2	TF2	111		1
3		Т	F3	1	s s s s	S S		J	rF3			TF2	TF	2	TF2	u TF2		2
4	u u u u u u u u u u u u u u u u u u u								u u u u	u u u	u u u	Т	F6 (sto	pp)		TF3		2

#### Figure 5.4 Trace Word from Example Trace in Table 5.2

In the example in Figure 5.4, the TF3 straddling  $TW_3/TW_4$  have had insignificant sign bits cut from the full TF3 format. It is optional for TCB hardware to do this extra compression of TF3 formats, but TW decode software must always be designed to handle this extra compression.

### 5.1.1 Cycle Inaccurate Trace

The TF1 format is needed only when a sequence of the trace must show cycle-by-cycle behavior of the processor without missing any cycles. When the trace regeneration software only needs to show the sequence of instructions executed, the TF1 format which shows processor stall cycles can be omitted. In this latter situation, an additional optimization removes bit zero on the other TFs before storing to trace memory. The example trace sequence in Table 5.2 will then produce the TWs shown in Figure 5.5. Note that to reconstruct the trace accurately, external software must know what type of tracing was enabled at the TCB.

		Trace													Т	уре			
	5		5	5	4	4	4	3	3	2	2	2	1	1					
TV	V 9		6	2	8	4	0	6	2	8	4	0	6	2	8	4	0	3	0
1		TF2	TF	72			TF.	3						TF3					1
2	T	F3	TF2	TF2	TF2	TF2	s s s s	s s s s s	s s s s		TF3		,	TF2	TF2	TF2	TF2		1
3			TF6	(stop)		s s s s	s s s s	s s s		TF3		S			TF3				6
4	u	u u	u u u	u u u u	uuuu	u u u u	uuuu	ւս ս ս ս	ı u u u u	uuuu	u u u u	uuuu	u u u u	u u u	u u u u	u u u u	u u TF6		2

#### Figure 5.5 Trace Word from Example Trace in Table 5.2 (No TF1 trace)

In the example shown in Figure 5.5, the TF3 straddling  $TW_2/TW_3$  has had insignificant sign bits removed from the full TF3 format. It is optional for TCB hardware to make this extra compression of TF3 format, but TW decode software must be able to handle this.

Additionally when not tracing for cycle accurate information, the TF6 formats TCBcode 0001 and 0101 are omitted from the Trace Words (not shown in Figure 5.4 and Figure 5.5). Cycle accurate versus cycle inaccurate tracing in controlled by the  $TCBCONTROLB_{CA}$  bit.

#### 5.1.1.1 Trace Word collection.

Figure 5.6 shows how the TCB builds Trace Words using the Trace Formats cycle-by-cycle, using the trace information. Trace Words from Figure 5.4 are used.

			•	iguit	, 0.0 0	yole n	y cych				Exam							
									Tr	ace								Туре
		5	5	5	4	4	4	3	3	2	2	2	1	1				
Cycle	TW	9	6	2	8	4	0	6	2	8	4	0	6	2	8	4	0	3 0
1						free				TF3								
2			free				TF3				TF3							1
3		f	TF2				TF3				TF3							1
4	1	1	TF2				TF3			TF3							1	

#### Figure 5.6 Cycle-by-cycle Trace Word from Example Trace in Table 5.2

																	Тур	е
		5 5	5	4	4	4	3	3	2	2	2	1	1					
Cycle	ΤW	96	2	8	4	0	6	2	8	4	0	6	2	8	4		03	Q
5								fre	ee								1 1	
6								free	e							1	1 1	
7								free								1 1	1 1	
8							fi	ree							TF2	11	1 1	
9							free						_	F2	TF2	11		
10		free 1 TF2 TF2														1 1		
11		free TF2 1 TF2 TF2														11		
12		free TF2 TF2 1 TF2 TF2														11		
13			free TF2 TF2 TF2 1 TF2 TF2														1 1	
14					free				1	TF2	TF2	TF2		F2	TF2	11		
15				s s s s s			TF3		1	TF2	TF2	TF2		F2	TF2	11		
16				s s s s s			ГF3		1	TF2	TF2	TF2		F2	TF2	11		
	2	TF2 1 s s	s s s s s	s s s s s			ГF3		1	TF2	TF2	TF2	1 T	F2	TF2	11		
17								free								u TF		
18							fre	ee								u TF		
19							free						TF			u TF		
20						free						TF2	TF			u TF		
21			free		s s s	s s			rf3			TF2	TF			u TF		
22															u TF			
	3		TF3	1	S S S	S S			ГF3			TF2	TF	2	TF2	u TF		
23								free								TF3		
24	4	u u u u u u u u u u u u u u u u u u u												TF3	2			

# 5.2 End of Trace Indication

In the examples in the previous section, the Trigger TF6 (stop: TCBcode == 0100) was used to indicate an End Trigger, and this also implied an end to the tracing. This stop trigger deasserts  $TCBCONTROLB_{EN}$ , and the TCB flushes out the current TW. However, the  $TCBCONTROLB_{EN}$  bit can be deasserted for other reasons, and this trace end must be indicated externally using a different mechanism to distinguish it from the end-trigger case. The recommended method to accomplish this is to allow the TCB to fill the unused bits in the last TW with zeroes. Note that nine bits of consecutive zeroes in the Trace field will be identified as a TF3 with no information; that is, InsComp and TType are both zero. Ordinarily this will never be generated by the Trace Format generator, and can therefore be used as a end-of-trace indicator.

If less than nine bits remain in the last TW, an incomplete TF is detected by trace software. After that, no additional TWs are generated by the TCB. This should not be a problem for trace-regenerating software, as this is just like any other arbitrary cut in the trace stream.

# 5.3 On-chip Trace Memory Format

The on-chip trace memory is defined to be a 64-bit wide memory. The TWs defined in 5.1 "Trace Word", are stored in consecutive address locations. The trace memory is only written when a full TW is available, and thus a new TW might not be written each cycle, since a new TW might not be created each cycle.

The memory image will exactly match the TW sequence shown in Figure 5.4 or Figure 5.5, depending on whether TF1 formats are included.

# 5.4 Probe Trace Word Transmission

The Probe interface can support a  $TR_DATA$  bus width of 4, 8, or 16 bits. When a TW is ready to be sent, it is put on the  $TC_Data$  pins to the PIB. The PIB will feed the TW through on the available  $TR_DATA$  pins, starting with  $TC_Data[n:0]$  on the  $TR_DATA[n:0]$  utilized pins. Depending on the value of *n*, this will take 16, 8, or 4 transmissions. If a clock multiplier is used in the PIB, then 2, 4, 8, or 16 transmissions can be completed in one core clock cycle.

As long as no new TW is available for transmission, the *TC\_Data* bus will show all zeros, allowing the PIB to keep transmitting this on the *TR\_DATA* bits to also show all zeros.

On an 8-pin *TR\_DATA* trace interface, running at core-clock frequency, the trace from the TW's in Figure 5.6 will look as shown in Figure 5.7 on the Probe IF. This assumes sufficient buffering to hold the TWs in the TCB when they become available for transmission, and a latency of one clock before the first part of an available TW on the *TC\_data* bus appears on the *TR\_DATA* pins.

Cycle	TR_DATA[7:0]	Су	cle	TR_DATA[7:0]	Cycle	TR_DATA[7:0]	Cycle	TR_DATA[7:0]
1	zero	1	1	TW <sub>1</sub> [55:48]	21	TW <sub>2</sub> [31:24]	31	TW <sub>3</sub> [47:40]
2	zero	1:	2	TW <sub>1</sub> [63:56]	22	TW <sub>2</sub> [39:32]	32	TW <sub>3</sub> [55:48]
3	zero	1:	3	zero	23	TW <sub>2</sub> [47:40]	33	TW <sub>3</sub> [63:56]
4	zero	1	4	zero	24	TW <sub>2</sub> [55:48]	34	TW <sub>4</sub> [7:0]
5	TW <sub>1</sub> [7:0]	1:	5	zero	25	TW <sub>2</sub> [63:56]	35	TW <sub>4</sub> [15:8]
6	TW <sub>1</sub> [15:8]	10	6	zero	26	TW <sub>3</sub> [7:0]	36	TW <sub>4</sub> [23:16]
7	TW <sub>1</sub> [23:16]	1	7	zero	27	TW <sub>3</sub> [15:8]	37	zero
8	TW <sub>1</sub> [31:24]	18	8	TW <sub>2</sub> [7:0]	28	TW <sub>3</sub> [23:16]	38	zero
9	TW <sub>1</sub> [39:32]	1	9	TW <sub>2</sub> [15:8]	29	TW <sub>3</sub> [31:24]	39	zero
10	TW <sub>1</sub> [47:40]	2	0	TW <sub>2</sub> [23:16]	30	TW <sub>3</sub> [39:32]	40	zero

Figure 5.7 Cycle-by-Cycle TR\_DATA (8-bit) of Example Trace in Table 5.2

The probe sampling the  $TR_DATA$  pins should look for a non-zero transmission. When that occurs, the following bits up to a collective count of 64-bits (i.e., including the first non-zero 4/8/16-bit value) will form a TW. After 64 bits, the probe should begin looking for a new non-zero transmission. A non-zero transmission can start at any time after a full TW is received.

Chapter 6

# **Trace Compression**

This chapter describes compression techniques that can be used when tracing different values. The methods used are quite different for each "type" of value. For example, the PC may be sent as a delta from the previous PC address. At other times, the full PC value needs to be sent when the trace process starts at the beginning of tracing, or after a buffer overflow, or for synchronization; in this case, the PC can be sent un-compressed, or some method such as bitblock compression can be used. The sections below discuss these various techniques as they correspond to the TMode bit value in the Trace Word. Note that the single-bit TMode bit allows two ways in which to send the information being currently traced.

# 6.1 PC Tracing

When TMode is zero, it implies that the delta of the PC value is transmitted. This delta is computed from the PC value of the instruction executed just before the branch target instruction (e.g., the instruction executed in the branch delay slot after a branch instruction). The computed delta is then right-shifted by one bit, since this bit is never used. Note that the value can be negative or positive, thus is a signed 16-bit value, and the upper bits need to be sign-extended before transmission.

$$PC_{delta} = (new_PC - last_PC) >> 1$$
(EQ 1)

If the width of the computed delta value is bigger than the width of the data field (ADW), the lower bits are sent first, followed by the upper bits.

When the TMode value is one, it implies that the full PC value is transmitted. Depending on the width of the bus, this may take multiple cycles. Again, the first cycle transmits the least significant bits, and so on.

### 6.2 Load or Store Address Tracing

With a TMode value pf zero, the load address transmitted is a delta from the last transmitted load address. Stores are similar, where the computed delta is from the last transmitted store address. Note that the last load instruction can be a load instruction of any type, i.e., LB, LW, etc., and the same is true for stores.

load_address_delta = current_load_address - last_load_address	(EQ 2)
store_address_delta = current_store_address - last_store_address	(EQ 3)

Note that the delta transmission is quite effective when the load or store addresses are increasing or decreasing sequentially.

With a TMode value of one, the value transmitted is the full address of either the load or the store. Depending on the width of the trace bus and the processor data width, this could require multiple cycles to transmit.

# 6.3 Load and Store Data Tracing

Though data values are less prone to good compression techniques, delta values and bit-block compression techniques might be useful in achieving some compression ratio. This revision of the PDtrace specification does not dictate any compression for data values. The TMode value of zero is reserved for a future compression scheme, and the TMode value of one is used to transmit the full data value.

# 6.4 Using Early TEnd Assertion

This technique was discussed in Table G.1. When tracing data address or value, the tracing logic can optionally make a decision to cut off the trailing sign bits of the data and assert *TEnd* early, before all the bits of the address or data have been traced. For example, redundant sign bits need not be transmitted for accurate reconstruction of the data. Note that this data compression technique can be applied to any value traced in the AD field in the trace formats, be it PC address, load/store address, or load/store data. Also note that this technique is optional, but the software must be capable of handling this situation for implementations with PDtrace Specification 03.00 and higher.

# PDtrace<sup>™</sup> Control Using CP0 Registers

PDtrace permits users to control both the type and amount of trace data produced, within predetermined constraints, in order to minimize the trace bandwidth to the useful set. Trace data output can be controlled by software, using CPO registers, or by the debug probe, using registers in the Trace Control Block (TCB). This chapter describes software control; debug probe control is described in Chapter 8, "Trace Control Block (TCB) Registers" on page 75.

# 7.1 Trace Controls Overview

The majority of trace control bits are used to specify the conditions under which tracing is enabled. The list below briefly explains the various types of trace controls.

• An overall trace control bit *TraceControl<sub>On</sub>*, controls whether tracing is turned on or off. When this bit is asserted, the control bits that control the per-instruction decision of whether the core should trace or not include bits in *TraceControl* such as *G*, *ASID*, *U*, *S*, *K*, *E*, and *D*. These bits are expected to be modified only when the processor is not tracing. That is, if tracing is currently on, then tracing must be turned off, a change made to one of these bits, and then tracing turned back on. If not done in this way, the ability of the reconstruction software to parse the trace output obtained from the TCB is not guaranteed.

For processors that implement MIPS MT Module or in a multi-processor configuration, there are other control bits such as *TCNum* and *CPUid* that control which thread context, VPE (virtual processing element), or CPU in the configuration is currently tracing. The same rule about changing the control bits only when tracing is turned off applies here with. For processors that implement MIPS Virtualization Module, there are also control bits for the *Guestld* to be traced.

- When tracing is turned on, one needs to specify what kind of information is to be traced, i.e., only the PC, or also the load/store addresses and data. This is done using the Mode bits in *TraceControl2*. In addition to this, another bit, *TraceControl<sub>TB</sub>* specifies that the PC of all taken branches be traced, not only the ones that are statically unpredictable. When asserted, this will generate a lot of trace data, since in a RISC architecture such as MIPS, typically every third or fourth instruction is a branch instruction. The main purpose of this all-branches tracing is to enable the TCB to track the execution addresses in the core without referring to the static program image, when needed. This knowledge can be used by the TCB to provide additional filtering of the trace data.
- *TraceControl<sub>IO</sub>* (InhibitOverflow) is used to ensure that trace data is never lost because of implementation-specific internal FIFO or buffer overflow. This loss of trace data could result when a large number of bits are traced each cycle while the bandwidth out of the core or TCB is far less. If this bit is asserted and an internal FIFO is in imminent danger of overflowing, the core must stall its pipe while the FIFO is emptied.

# 7.2 Software Trace Control

Just as the TCB hardware can control tracing functionality using the input *PDI\_* signals, the PDtrace architecture allows software to control tracing with similar enables and with the same flexibility. This is done by setting bits in the Coprocessor 0 *TraceControl* register to appropriate values. To ensure that only hardware or software can control trac-

ing at any given point in time, a trace select bit is used in *TraceControl*. A processor reset sets the trace select bit to the default trace input select from the TCB hardware.

### 7.2.1 Coprocessor 0 Trace Registers

This section describes all the Coprocessor 0 trace registers required for implementing PDtrace tracing logic in the core, with the exception of *Trace/BPC and TraceDBPC*, which were described in Section 3.17 "Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints".

Table 7.1 shows a list of all the Coprocessor 0 trace-related registers. The compliance level is specified assuming that tracing is implemented, i.e., that the TL bit in Coprocessor 0 *Config3* is 1 (Table 2.1).

Note that the UserTraceData register was renamed to UserTraceData1 in PDtrace specification revision 06.00 and higher because of the introduction of the UserTraceData2 register. This revision of the specification also introduces a new trace control register, *TraceControl3*, which needs to be implemented whether or not performance counter tracing, an optional feature, is implemented.

Register Number	Sel	Register Name	Reference	Compliance
23	1	TraceControl	7.2.1.1 "TraceControl Register (CP0 Register 23, Select 1)" on page 64	Required
23	2	TraceControl2	7.2.1.2 "TraceControl2 Register (CP0 Register 23, Select 2)" on page 67	Required
23	3	UserTraceData1	7.2.1.4 "UserTraceData1 and UserTraceData2 Registers (CP0 Register 23 Select 3 and CP0 Register 24 Select 3)" on page 73	Required
23	4	TraceIBPC	9.1 "TraceIBPC and TraceDBPC Registers" on page 104	Required
23	5	TraceDBPC	"TraceIBPC and TraceDBPC Registers" on page 104	Required
24	2	TraceControl3	7.2.1.3 "The TraceControl3 Register (CP0 Register 24, Select 2)" on page 70	Required for PDtrace spec revision 06.00 and higher
24	3	UserTraceData2	7.2.1.4 "UserTraceData1 and UserTraceData2 Registers (CP0 Register 23 Select 3 and CP0 Register 24 Select 3)" on page 73	Required for PDtrace spec revision 06.00 and higher

#### Table 7.1 A List of Coprocessor 0 Trace Registers

#### 7.2.1.1 TraceControl Register (CP0 Register 23, Select 1)

The *TraceControl* register configuration is shown in Figure 7.1 and Table 7.2. Note the special behavior of the *ASID\_M*, *ASID*, and *G* fields when the processor does not implement the standard TLB-based MMU.

	Figure 7.1 TraceControl Register Format																		
31	30	29 2	28	27	26	25	24	23	22	21	20	13	12	5	4	3	2	1	0
TS	UT	Imp	1	TB	Ю	D	Е	К	S	U		ASID_M	ASID		G	TFCR	TLSM	TIM	On

Fields			Read/	Reset		
Name	Bits	Description	Write	State	Compliance	
TS	31	The trace select bit is used to select between the trace control block (TCB registers in TAP controller) and the software trace control bits in COP0. A value of zero selects the trace control block registers, and a value of one selects the trace control bits in the <i>TraceControl</i> register.	R/W	0	Required	
0	30	The previously defined use of this bit to specify user trace formats (as type 1 or type 2), is deprecated in PDtrace specification revisions 05.00 and higher. This functionality is now provided by the UserTraceData1 and UserTraceData2 registers.	0	0	Reserved	
Impl	29:28	Reserved for implementation-specific use. Refer to the core-specific implementation document for usage details.	Impl- specific	Impl-spe- cific	Reserved fir implementation	
TB	27	Trace All Branch. When set to 1, this tells the processor to trace the PC value for all taken branches, instead of only those whose branch target address is statically unpredictable.	R/W	Undefined	Required	
ΙΟ	26	Inhibit Overflow. This bit is used to indicate to the core's trace logic that slow but complete tracing is desired. Hence, the core tracing logic must not allow a FIFO overflow, which results in discarded trace data. This is achieved by stalling the pipeline when the FIFO is nearly full, so that no trace records are lost.	R/W	Undefined	Required	
D	25	When set to one, this enables tracing in Debug Mode (see 2.2 "Processor Modes" on page 18). For trace to be enabled in Debug mode, the <i>On</i> bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If <i>TraceControl3</i> <sub>GV</sub> is set, the GuestID of instruction execution must match the <i>TraceControl3</i> <sub>GuestID</sub> register field for trace to be enabled. When set to zero, trace is disabled in Debug Mode, regardless of other bits.	R/W	Undefined	Required	

#### Table 7.2 TraceControl Register Field Descriptions

Fie	elds		Deed/	Deset	
Name	Bits	 Description	Read/ Write	Reset State	Compliance
E	24	When set to one, tracing in Exception Mode (see2.2 "Processor Modes" on page 18) is enabled. For traceto be enabled in Exception mode, the On bit must be one,and either the G bit must be one, or the current processASID must match the ASID field in this register. For MTenabled devices, the CPUId and TCNum can also affectwhether trace is enabled. If TraceControl3 <sub>GV</sub> is set, theGuestID of instruction execution must match theTraceControl3 <sub>GuestID</sub> register field for trace to beenabled.When set to zero, trace is disabled in Exception Mode,regardless of other bits.	R/W	Undefined	Required
K	23	When set to one, tracing in Kernel Mode (see2.2 "Processor Modes" on page 18) is enabled. For traceto be enabled in Kernel mode, the On bit must be one,and either the G bit must be one, or the current processASID must match the ASID field in this register. For MTenabled devices, the CPUId and TCNum can also affectwhether trace is enabled. If TraceControl3 <sub>GV</sub> is set, theGuestID of instruction execution must match theTraceControl3 <sub>GuestID</sub> register field for trace to beenabled.When set to zero, trace is disabled in Kernel Mode,regardless of other bits.	R/W	Undefined	Required
S	22	When set to one, tracing in Supervisor Mode (see2.2 "Processor Modes" on page 18) is enabled. For traceto be enabled in Supervisor mode, the On bit must beone, and either the G bit must be one, or the current pro-cess ASID must match the ASID field in this register.When set to zero, trace is disabled in Supervisor Mode,regardless of other bits. For MT enabled devices, theCPUId and TCNum can also affect whether trace isenabled. If TraceControl3 <sub>GV</sub> is set, the GuestID ofinstruction execution must match theTraceControl3 <sub>GuestID</sub> register field for trace to beenabled.If the processor does not implement Supervisor Mode,this bit is ignored on write and returns zero on read.	R/W	Undefined	Required (if Supervisor Mode is imple- mented, is Reserved other- wise)

### Table 7.2 TraceControl Register Field Descriptions (Continued)

Fields			Deed	Deset		
Name	Bits	 Description	Read/ Write	Reset State	Compliance	
U 21		When set to one, tracing in User Mode (see 2.2 "Processor Modes" on page 18) is enabled. For trace to be enabled in User mode, the <i>On</i> bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If <i>TraceControl3</i> <sub>GV</sub> is set, the GuestID of instruction execution must match the <i>TraceControl3</i> <sub>GuestID</sub> register field for trace to be enabled.	R/W	Undefined	Required	
		When set to zero, trace is disabled in User Mode, regard- less of other bits.				
ASID_M	20:13	Mask value applied to the ASID comparison (when the <i>G</i> bit is zero). A "1" in any bit in this field inhibits the corresponding <i>ASID</i> bit from participating in the match. As such, a value of zero in this field compares all bits of <i>ASID</i> . Note that the ability to mask the ASID value is not available in the hardware register bit; it is only available via the software control register. If the processor does not implement the standard TLB-based MMU, this field is ignored on writes and returns zero on reads.	R/W	Undefined	Required	
ASID	12:5	The <i>ASID</i> field to match when the <i>G</i> bit is zero. When the <i>G</i> bit is one, this field is ignored. If the processor does not implement the standard TLB-based MMU, this field is ignored on writes and returns zero on reads.	R/W	Undefined	Required	
G	4	When set, tracing is enabled for all processes, provided that other enabling bits ( <i>U</i> , <i>S</i> , etc.,) are also true. If the processor does not implement the standard TLB-based MMU, this field is ignored on writes and returns 1 on reads. This causes all match equations to work correctly in the absence of an ASID.	R/W	Undefined	Required	
TFCR	3 When set, this indicates to the PDtrace interface that th optional Fcr bit must be traced in the appropriate trace formats. If PC tracing is disabled, the full PC of the fun- tion call (or return) instruction must also be traced. Not that function call/return information is only traced if tracing is actually enabled for the current mode.		R/W	Undefined	Required	

### Table 7.2 TraceControl Register Field Descriptions (Continued)

Fie	lds		Read/	Reset	
Name	Bits	Description	Write	State	Compliance
TLSM	2	When set, this indicates to the PDtrace interface that information about data cache misses should be traced. If PC, load/store address and data tracing are disabled (see the <i>TraceControl2<sub>Mode</sub></i> field), the full PC and load/store address are traced for data cache misses. If load/store data tracing is enabled, the LSm bit must be traced in the appropriate trace format. Note that data cache miss information is only traced if tracing is actually enabled for the current mode.	R/W	Undefined	Required
TIM	1	When set, this indicates to the PDtrace interface that the optional Im bit must be traced in the appropriate trace formats. If PC tracing is disabled, the full PC of the instruction that missed in the I-cache must be traced. Note that instruction cache miss information is only traced if tracing is actually enabled in the current mode.	R/W	Undefined	Required
On	0	This is the master trace enable switch in software con- trol. When zero, tracing is always disabled. When set to one, tracing is enabled whenever the other enabling bits are also true.	R/W	0	Required

#### Table 7.2 TraceControl Register Field Descriptions (Continued)

### 7.2.1.2 TraceControl2 Register (CP0 Register 23, Select 2)

The *TraceControl2* register, described in Figure 7.2 and Table 7.3, provides additional trace control and status information. Note that some fields in the *TraceControl2* register are read-only, but have a reset state of "Undefined". This is because these values are loaded from *TCB* register bits.

#### Figure 7.2 TraceControl2 Register Format

31 30 29	28 21	20	19 12	11	7	6	5 4	3	2	0
SyPExt CPUIdV	CPUId	TCV	TCNum	Mode		Valid Mode	IB	I TBU	S	уР

Fie	elds		Deed /	Deset	
Name	Bits	 Description	Read / Write	Reset State	Compliance
SyPExt	31:30	This field is optional for PDtrace revisions 06.00 and higher and preset to 0 for earlier revisions. This is used to optionally extend the length of the synchronization period field $SyP$ (bits 2:0) in this register. The value of SyP is extended by assuming that these two bits are jux- taposed to the left of the three bits of $SyP$ ( $SyPExt.SyP$ ). When only $SyP$ was used to specify the synchronization period, the value was $2^x$ , where x was computed from SyP by adding 5 to the actual value represented by the bits. A similar formula applied to the 5 bits just obtained by the juxtaposition of $SyPExt$ and $SyP$ . Sync period val- ues greater than $2^{31}$ are UNPREDICTABLE. Since the value of 11010 represents the value of 31 (with +5), all values greater than 11010 are UNPREDICTABLE. Note that with these new bits, a sync period range of $2^5$ to $2^{31}$ cycles can now be obtained.	0 or R/ W (for PDtrace revi- sions 06.00 and higher)	0	Required for PDtrace rev 06.00 and higher.
CPUIdV	29	Only implemented on a processor with MT or multi-core SOC. Otherwise, this field must be written as zero and returns zero on reads. When set, the <i>CPUId</i> field specifies the number of the VPE or CPU that must be traced. Otherwise, instructions from all VPEs are traced when other conditions for tracing are valid. On an MT system, this bit is ignored if <i>TCV</i> is set.	R/W	Undefined for a multi- VPE MT or multi-core processor, 0 otherwise	Required if MT Module is implemented, otherwise reserved
CPUId	28:21	Only implemented on a processor with MT or multi-core SOC. Otherwise, this field must be written as zero; returns zero on reads. On an MT core, specifies the num- ber of the VPE to trace when <i>CPUIdV</i> is set. On a multi- core system, this is the <i>Ebase.CPUId</i> value. On an MT system, this bit is ignored if <i>TCV</i> is set.	R/W	Undefined for a multi- VPE MT or multi-core processor, 0 otherwise	Required if MT Module is implemented, otherwise reserved
TCV	20	Only implemented on a processor with MT. Otherwise, this field must be written as zero and returns zero on reads. When set, the <i>TCNum</i> field specifies the number of the TC that must be traced. Otherwise, instructions from all TCs are traced when other conditions for tracing are valid.	R/W	Undefined for a MT processor, 0 otherwise	Required if MT Module is implemented, otherwise reserved
TCNum	19:12	Only implemented on a processor with MT. Otherwise, this field must be written as zero; returns zero on read. Specifies the number of the TC to trace when <i>TCV</i> is set. For any given MT implementation, only the appropriate number of bits encoding the TC number are used in the right-most position of this field; the upper bits are ignored.	R/W	Undefined for a MT processor, 0 otherwise	Required if MT Module is implemented, otherwise reserved

### Table 7.3 TraceControl2 Register Field Descriptions

Fiel	lds			Deed	Deset	
Name	Bits		Description	Read / Write	Reset State	Compliance
Mode	11:7	It is optional for to be turned of core implement optional, bit 11 0 is simply ign	ovide the trace mode values. or an implementation to allow PC tracing f. This must be clearly documented by the tation-specific document. When it is is tied to a value of 1 and setting bit 11 to ored by the processor. Reading this bit a value of one.	R/W	Undefined	Required
		Bit	Trace The Following			
		0	PC			
		1	Load address			
		2	Store address			
		3	Load data			
		4	Store data			
Valid- Modes	6:5	by the process	ifies the subset of tracing that is supported or (see 2.3 "Subsetting" on page 19).	R	Preset by hardware	Required
		Encoding	Meaning			
		00	PC tracing only			
		01	PC and load and store address tracing only			
		10	PC, load and store address, and load and store data			
		11	Reserved			
TBI	4		tes how many trace buffers are imple- TCB, as follows:	R	Undefined	Required
		Encoding	Meaning			
		0	Only one trace buffer is implemented, and the <i>TBU</i> bit of this register indi- cates which trace buffer is imple- mented			
		1	Both on-chip and off-chip trace buffers are implemented by the TCB, and the <i>TBU</i> bit of this register indicates to which trace buffer the traces is cur- rently written.			
		This bit is load	ed when the <i>TCBCONTROLB<sub>OfC</sub></i> bit is			
		set.				

### Table 7.3 TraceControl2 Register Field Descriptions (Continued)

Fields							Deed	Deset	
Name	Bits			I	Description		Read / Write	Reset State	Compliance
TBU	3	rent	ly being wi	ritten ai	ich trace buffer the trace is nd is used to select the app $raceControl2_{SyP}$ field.		R	Undefined	Required
		E	Incoding		Meaning				
			0	Trace trace b	data is being sent to an on- ouffer	-chip			
			1	Trace trace b	Data is being sent to an off uffer	f-chip			
		This	s bit is load	ed fron	n the TCBCONTROLB <sub>OfC</sub>				
SyP	2:0	tion	counter is	reset w n count	to which the internal sync hen tracing is started or where has overflowed. Sync Period		R	Undefined	Required
			000		2 <sup>5</sup>	_			
			001		_	_			
			010		26				
					27				
			011		2 <sup>8</sup>				
			100		2 <sup>9</sup>				
			101		$2^{10}$				
			110	)	2 <sup>11</sup>				
			111	.	2 <sup>12</sup>				
		This	s field is loa	aded fro	om the TCBCONTROLB <sub>SyF</sub>	bits.			

#### 7.2.1.3 The TraceControl3 Register (CP0 Register 24, Select 2)

The *TraceControl3* register, described in Figure 7.3 and Table 7.3, provides additional trace control and status information. Note that some fields in the *TraceControl3* register are read-only, but have a reset state of "Undefined". This is because these values are loaded from *TCB* register bits.

31 2	27 26 25	24 23	22	21			12					7		з	2	1	0
51 2	21 20 23	24 23	~~ ^	21	14	10	12		10	3	0	'		5	2		0
0	EASID _M	EASID	GV	GuestID		PeCOvf	PeCFCR	PeCBP	PeCSync	PeCE	PeC		0		TrIDLE	TRPAD	FDT

#### Figure 7.3 TraceControl3 Register Format

Fields			Deed (	Deset	
Name	Bits	 Description	Read / Write	Reset State	Compliance
0	31:27	Reserved for future use; Must be written as zero; returns zero on reads.	0	0	Reserved
EASID_M	26:25	Extension of ASID_M field of TraceControl Register. If the processor does not implement the standard TLB- based MMU or if Config4 <sub>AE</sub> =0, this field is ignored on	R/W	Undefined	Required if Config4 <sub>AE</sub> =1
E 1 9 1 5		writes and returns zero on reads.			
EASID	24:23	Extension of ASID field of TraceControl Register. If the processor does not implement the standard TLB- based MMU or if $Config4_{AE}=0$ , this field is ignored on writes and returns zero on reads.	R/W	Undefined	Required if Config4 <sub>AE</sub> =1
GV	22	<ul> <li>Enable trace for all GuestIDs or only 1 GuestID.</li> <li>0 - trace enabled for all Guests</li> <li>1 - trace enabled only for Guest specified by <i>TCBControlE</i><sub>GuestID</sub></li> <li>Only implemented on a processor with VZ Module .</li> <li>Otherwise, this field must be written as zero and returns zero on reads.</li> </ul>	R/W	0	Required if VZE Module is implemented (Config3 <sub>VZ</sub> =1). Otherwise Reserved.
GuestID	21:14	<ul> <li>The GuestID field to match when tracing.</li> <li>If GuestCtl0<sub>G1</sub>=1, the number of active bits in this register field matches the number of writeable bits in <i>GuestCtl1</i><sub>ID</sub> register field and the rest of the bits of this field are read-only as zero.</li> <li>f the Virtualization Module is implemented but GuestCtl0<sub>G1</sub>=0, then only the right-most bit of this register field is writeable and the rest of the bits of this field are read-only as zero.</li> <li>A value of 0 represents Root execution while non-zero represents Guest execution.</li> <li>Only implemented on a processor with VZ Module . Otherwise, this field must be written as zero and returns zero on reads.</li> </ul>	R/W	Undefined	Required if VZE Module is implemented (Config3 <sub>VZ</sub> =1). . Otherwise Reserved.
0	15:14	Reserved for future use; Must be written as zero; returns zero on reads. (Hint to architect: reserved for future expansion of performance counter trace events).	0	0	Reserved
PeCOvf	13	Trace performance counters when one of the perfor- mance counters overflows its count value. Enabled when set to 1.	R/Wif PeC=1, other- wise R	0	Required after revision 06.00 and higher


### Table 7.4 TraceControl3 Register Field Descriptions

Fields			Deed (	Deset	
Name	Bits	 Description	Read / Write	Reset State	Compliance
PeCFCR	12	Trace performance counters on function call/return or on an entry to an exception handler. Enabled when set to 1.	R/Wif PeC=1, other- wise R	0	Required after revision 06.00 and higher
PeCBP	11	Trace performance counters on hardware breakpoint match trigger. Enabled when set to 1.	R/Wif PeC=1, other- wise R	0	Required after revision 06.00 and higher
PeCSync	10	Trace performance counters on synchronization counter expiration. Enabled when set to 1.	R/Wif PeC=1, other- wise R	0	Required after revision 06.00 and higher
PeCE	9	Performance counter tracing enable. When set to 0, trac- ing of performance counter values as specified is dis- abled. To enable, this bit must be set to 1. This bit is used under software control. When trace is controlled by an external probe, this enabling is done via the <i>TCB</i> control register.	R/W if PeC=1, other- wise R	0	Required after revision 06.00 and higher
PeC	8	Specifies whether or not Performance Control Tracing is implemented. This is an optional feature that may be omitted by implementation choice. See 3.18 "Tracing Performance Counter Values" on page 38 for details.	R	Preset by hardware	Required after revision 06.00 and higher
0	7:3	Reserved for future use. Must be written as zero; returns zero on reads.	0	0	Required after revision 06.00 and higher
TrIDLE	2	Trace Unit Idle. This bit indicates if the trace hardware is currently idle (not processing any data). This can be use- ful when switching control of trace from hardware to software and vice versa. The bit is read-only and updated by hardware.	R	1	Required after revision 06.00 and higher
TRPAD	1	Trace RAM access disable bit, disables program soft- ware access to the on-chip trace RAM using load/store instructions. This bit is a copy of the <i>TRPAD</i> bit (bit 18) in <i>TCBCONTROLB</i> .	R	0	Required after revision 06.00 and higher
		The affected registers are <i>TCBTW</i> <sup>*</sup> , <i>TCBRDP</i> , <i>TCBWP</i> , <i>TCBSTP</i> . None of these registers are writeable when <i>TRPAD</i> is set. Reads of <i>TCBTW</i> <sup>*</sup> return zero with no side-effects when <i>TRPAD</i> is set.			
FDT	0	Filtered Data Trace Mode enable bit. When the bit is 0, this mode is disabled. When set to 1, this mode is enabled. Reset value is 0. This mode is described in Section 3.19 on page 40	R/W	0	Required after revision 06.00 and higher

# 7.2.1.4 UserTraceData1 and UserTraceData2 Registers (CP0 Register 23 Select 3 and CP0 Register 24 Select 3)

A software write to any bits in the UserTraceData1 register will trigger a trace record to be written indicating a type 1 user format. Similarly, a write by software to any bits in the UserTraceData2 register will trigger a trace record to be written indicating a type 2 user format. The UT bit in the TraceControl register was used to dictate the type of trace record, but the use of this bit has been deprecated in the PDtrace architecture revisions 06.00 and higher. It is implementation dependent whether or not writes to this register cause dependency stalling, or the latency between writes to the register and the subsequent generation of the trace record. Please read the core-specific implementation specification for this information. Please note that since these two registers are in CP0 register space, the access to these registers is ruled by CP0 access restrictions imposed by the system. For example, when a processor is under the control of an operating system such as Linux, these registers cannot be written by code executing in user-level privilege mode.

### Figure 7.4 UserTraceData1 and UserTraceData2 Register Format



#### Table 7.5 UserTraceData1 Register Field Descriptions

Fie	elds		Read/	Reset		
Name	Bits	Description	Write	State	Compliance	
Data	31:0 or 63:0	Software readable/writable data. When written, this trig- gers a user format trace record type1 into the trace stream to be written to the trace memory.	R/W	0	Required	

### Table 7.6 UserTraceData2 Register Field Descriptions

Fie	elds		Read/	Reset	
Name	Bits	Description	Write	State	Compliance
Data	31:0 or 63:0	Software readable/writable data. When written, this trig- gers a user format trace record type 2 into the trace stream to be written to trace memory.	R/W	0	Required for PDtrace spec 06.00 and higher

PDtrace<sup>™</sup> Control Using CP0 Registers

# **Trace Control Block (TCB) Registers**

The TCB uses several registers to control its operation. These registers are accessed via the EJTAG TAP interface. This chapter describes these registers in detail. They are listed in Table 8.1 and Table 8.2.

Register Name	EJTAG TAP Controller Instruction Value	Description
TCBCONTROLA	0x10	Control register in the TCB mainly used for controlling the trace input signals to the core on the PDtrace interface.
TCBCONTROLB	0x11	Control register in the TCB mainly used to specify what to do with the trace information. The <i>REG</i> [25:21] field in this register specifies the TCB internal register to be accessed by the <i>TCBDATA</i> register. A list of all the registers that can be accessed by the <i>TCBDATA</i> register is shown in Table 8.2.
TCBDATA	0x12	This register is used to access registers specified by the <i>REG</i> field in the <i>TCBCONTROLB</i> register.
TCBCONTROLC	0x13	Control Register in the TCB used to control and hold tracing information.
TCBCONTROLD	0x15	Added to support tracing on coherent cores such as the MIPS 1004K in PDtrace revision 05.00 and higher.
TCBCONTROLE	0x16	Added for support of new features in PDtrace revision 06.00 and higher. New features include, for example, performance counter tracing, etc.

#### Table 8.1 Trace Control Block Registers

### Table 8.2 Registers Selected by TCBCONTROLB<sub>REG</sub> (accessed through TCBDATA)

REG[4:0]	Register Selected	Register Description	Compliance	
0	TCBCONFIG	TCB Configuration register that contains information about the TCB hardware configuration.	Required	
1-3	Reserved	Reserved for future use.	Reserved	
4	TCBTW	Trace Word Read. This register holds the Trace Word just read from on-line trace mem- ory.	Required if on- chip memory	
5	TCBRDP	Trace Word Read Pointer. Points to the location in the on-line trace memory where the next Trace Word will be read. A TW read has the side-effect of post-incrementing this register value to point to the next TW location. (A maximum value wraps the address around to the beginning of the trace memory.)	exists.	
6	TCBWRP	Trace Word Write Pointer. Points to the location in the on-line trace memory where the next new Trace Word will be written.		
7	TCBSTP	Trace Word Start Pointer. Pointer into Trace Buffer that is used to determine when all entries in the trace buffer have been filled.		
8-15	Reserved	Reserved for future use.	Reserved	

REG[4:0]	Register Selected	Register Description	Compliance
16-23	TCBTRIGx	Trigger Control registers 0-7 are used to specify some conditions that cause the firing of triggers, and to control the resulting action.	Optional
24-31	Reserved	Reserved for future use.	Reserved

### Table 8.2 Registers Selected by TCBCONTROLB<sub>REG</sub> (accessed through TCBDATA) (Continued)

# 8.1 TCBCONTROLA Register

The trace output from the processor on the PDtrace interface can be controlled by the trace input signals to the processor from the TCB. The TCB uses a control register, *TCBCONTROLA*, whose values are used to change the signal values on the PDtrace input interface. External software (i.e., debugger), can therefore manipulate the trace output by writing to the *TCBCONTROLA* register.

The *TCBCONTROLA* register is written by the EJTAG TAP controller instruction TCBCONTROLA (0x10). See the MIPS EJTAG Specification (MD00047) for more details regarding new TAP instructions. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3000 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 for information on how this register can be accessed via drseg.

Compliance: This register is required.

The format of the TCBCONTROLA register is shown below, and the fields are described in Table 8.3.

							•							•								
31	30	29	27	26	25 24	23	22	20 19	18	17	16	15	14	13	12		5	4	3	2	1	0
SyP	Ext	In	ıpl	0	VModes	ADW	SyP	TI	IO	D	Е	s	К	U		ASID		G	TFCR	TLSM	TIM	On

#### Figure 8.1 TCBCONTROLA Register Format

Fields Name Bits				Read /	Reset		
Name	Bits	-	Description	Write	State	Compliance	
SyPExt	31:30	PDtrace spec rev ally defined bits implementations between synchro The value of Sy bits are juxtapos (SyPExt.SyP). V synchronization	ised to be implementation-specific until vision 06.00, when it reverts to architectur- to extend the $SyP$ (sync period) field for is that need a higher numbers of cycles onization events. <i>P</i> is extended by assuming that these two ed to the left of the three bits of $SyP$ When only $SyP$ was used to specify the period, the value was $2^x$ , where x was	0 or R/W (for spec revisions 06.00 and higher)	0	Required in PDtrace revi- sion 06.00 and higher	
		sented by the bit bits just obtained	<i>SyP</i> by adding 5 to the actual value repre- s. A similar formula is applied to the 5 d by the juxtaposition of <i>SyPExt</i> and <i>SyP</i> .				
		ABLE. Since the (with +5), all va ABLE.	The segreater than $2^{31}$ are UNPREDICT- e value of 11010 represents the value of 31 lues greater than 11010 are UNPREDICT-				
		$2^{31}$ cycles can n					
Impl	29:27		erved for implementation-specific use. cessor specification for the format and def- eld.		Undefined	Optional	
0	26	Reserved for fut zero on read.	ure use. Must be written as zero; returns	0	0	Required	
VModes	25:24	This field specif the processor, as	ies the type of tracing that is supported by a follows:	R	Preset by hardware	Required	
		Encoding	Meaning				
		00	PC tracing only				
		01	PC and load and store address tracing only				
		10	PC, load, and store address, and load and store data.				
		11	Reserved				
		This field is pres	set to the TCB register value ValidModes				
ADW	23	mats. 0: The width is 1: 1: The width is 1: When either TC TROLE <sub>ADWUnit</sub> changed as follo 0: TEnd field is 1: TEnd field is TEnd may be on	32 bits. BCONTROLE <sub>ADWBits</sub> or TCBCON- <sub>s</sub> is non-zero, the meaning of this field is	R	Preset	Required	

## Table 8.3 TCBCONTROLA Register Field Descriptions

Fie	lds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
SyP	22:20	Used to indicate the synchronization period. The period (in cycles) between which the periodic syn- chronization information is to be sent is defined as shown in the table below, when the trace buffer is either on-chip or off-chip (as determined by the <i>TCBCONTROLB</i> <sub>OfC</sub> bit).	R/W	000	Required	
		SyP Sync Period				
		000 2 <sup>5</sup>				
		001 26				
		010 2 <sup>7</sup>				
		011 2 <sup>8</sup>				
		100 29				
		101 2 <sup>10</sup>				
		110 2 <sup>11</sup>				
		111 2 <sup>12</sup>				
ТВ	19	Trace All Branches. This signal is used to indicate that the core must trace either full or incremental PC values for all branches instead of only the unpredictable ones.	R/W	Undefined	Required	
Ю	18	Inhibit Overflow. This signal is used to indicate to the core trace logic that slow but complete tracing is desired. Hence, the core tracing logic must not allow a FIFO over- flow, which results in discarded trace data. This is achieved by stalling the pipeline when the FIFO is nearly full, so that no trace records are lost.	R/W	Undefined	Required	
D	17	When set to one, tracing is enabled in Debug mode, i.e., when the <i>DM</i> bit is one in the <i>Debug</i> register. For trace to be enabled in Debug mode, the <i>On</i> bit must be one and either the <i>G</i> bit must be one, or the current process must match the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If TCBControlE <sub>GV</sub> is set, the GuestID of instruction execution must match the TCBControlE <sub>GuestID</sub> register field for trace to be enabled. When set to zero, trace is disabled in Debug mode, regard- less of other bits.		Undefined	Required	
Е	16	This controls when tracing is enabled. When set, tracing is enabled when either the $EXL$ or $ERL$ bits in the Status reg- ister is one, provided that the On bit (bit 0) is also set, and either the G bit is set or the current process ASID matches the ASID field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If TCBControlE <sub>GV</sub> is set, the GuestID of instruc- tion execution must match the TCBControlE <sub>GuestID</sub> register field for trace to be enabled.		Undefined	Required	

### Table 8.3 TCBCONTROLA Register Field Descriptions (Continued)

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
S	15	When set, tracing is enabled when the core is in Supervisor mode as defined in the MIPS32 or MIPS64 architecture specification, the <i>On</i> bit (bit 0) is set, and either the <i>G</i> bit is set or the current process ASID matches the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If TCBControlE <sub>GV</sub> is set, the GuestID of instruction execution must match the TCBControlE <sub>GuestID</sub> register field for trace to be enabled.	R/W	Undefined	Required	
K	14	When set, this enables tracing when the <i>On</i> bit is set and the core is in Kernel mode. Unlike the usual definition of Kernel Mode, this bit enables tracing only when the <i>ERL</i> and <i>EXL</i> bits in the <i>Status</i> register are zero, the <i>On</i> bit (bit 0) is set, and either the <i>G</i> bit is set or the current process ASID matches the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If TCBControlE <sub>GV</sub> is set, the GuestID of instruction execution must match the TCBControlE <sub>GuestID</sub> register field for trace to be enabled.	R/W	Undefined	Required	
U	13	When set, this enables tracing when the core is in User mode as defined in the MIPS32 or MIPS64 architecture specification, the <i>On</i> bit (bit 0) is set, and either the <i>G</i> bit is set or the current process ASID matches the <i>ASID</i> field in this register. For MT enabled devices, the CPUId and TCNum can also affect whether trace is enabled. If TCBControlE <sub>GV</sub> is set, the GuestID of instruction execu- tion must match the TCBControlE <sub>GuestID</sub> register field for trace to be enabled.	R/W	Undefined	Required	
ASID	12:5	The <i>ASID</i> field to match when the <i>G</i> bit is zero. When the <i>G</i> bit is one, this field is ignored.	R/W	Undefined	Required	
G	4	When set, tracing is enabled for all processes, provided that other enabling functions ( $U$ , $S$ , etc.,) are also true.	R/W	Undefined	Required	
TFCR	3	When set, this indicates to the PDtrace interface that the optional Fcr bit must be traced in the appropriate trace formats. If PC tracing is disabled, the full PC of the function call (or return) instruction must also be traced. Note that function call/return information is only traced if tracing is actually enabled for the current mode.	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher	
TLSM	2	When set, this indicates to the PDtrace interface that infor- mation about data cache misses should be traced. If PC, load/store address and data tracing are disabled (see the <i>TraceControl2<sub>Mode</sub></i> field), the full PC and load/store address are traced for data cache misses. If load/store data tracing is enabled, the <i>LSm</i> bit must be traced in the appro- priate trace format. Note that data cache miss information is only traced if tracing is actually enabled for the current mode.	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher	

### Table 8.3 TCBCONTROLA Register Field Descriptions (Continued)

Fie	elds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
TIM	1	When set, this indicates to the PDtrace interface that the optional <i>lm</i> bit must be traced in the appropriate trace formats. If PC tracing is disabled, the full PC of the instruction that missed in the I-cache must be traced. Note that instruction cache miss information is only traced if tracing is actually enabled in the current mode.	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher	
On	0	This is the global trace enable switch to the core. When zero, tracing from the core is always disabled, unless enabled by core internal software override. When set to one, tracing is enabled whenever the other enabling bits are also true.	R/W	0	Required	

### Table 8.3 TCBCONTROLA Register Field Descriptions (Continued)

# 8.2 TCBCONTROLB Register

The TCB includes a second control register, *TCBCONTROLB* (0x11). This register controls what happens to the trace information once it arrives at the TCB. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3008 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 for information on how this register can be accessed via drseg.

Compliance: This register is required.

The format of the TCBCONTROLB register is shown below, and the fields are described in Table 8.4.

#### Figure 8.2 TCBCONTROLB Register Format 3 0 2 8 2 2 26 5 31 27 7 1 20 19 18 17 16 15 14 13 12 11 10 8 6 3 2 1 TLSIF OfC TWSrc-С TWSrcVal WE REG WR 0 TRPAD | FDT | RM | TR | BF ТМ CR Cal Impl Width A

### Table 8.4 TCBCONTROLB Register Field Descriptions

Fie	lds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
WE	31	Write Enable. Only when set to 1 will the other bits be written in <i>TCBCONTROLB</i> . This bit always reads 0.	R	0	Required	
Impl	30:28	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.		Undefined	Optional	

0

Е

Ν

Fie	lds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
TWSrc- Width	27:26	of the Trace Word. T	number of bits used in the source field his is a configuration option of the modified by software.	R	Preset by hardware	Required for PDtrace revi- sions 4.00 and	
		Encoding	Meaning			higher	
		00	Zero source field width				
		01	2-bit source field width				
		10	4-bit source field width				
		11	Reserved				
REG	25:21		field specifies the register (one isters in Table 8.2) that can be <i>TCBDATA</i> register.	R/W	0	Required	
WR	20	selected by the <i>REG</i> when <i>TCBDATA</i> is ac ter is read only. Note that a JTAG reg always read and writ side-effect on read (s will have the same si also happens on a writ this field is set, it is i	Id, when set, allows the register field to be written as well as read accessed. Otherwise, the selected regis- gister cannot be only written—it is ten. Therefore, a register that has a ee 8.9 "TCBRDP Register (Reg 5)") de-effect when written, since a read ite. Hence, it is specified that when mplementation-dependent whether a will occur when writing.	R/W	0	Required	
0	19	Reserved for future u zero on read.	ise. Must be written as zero; returns	0	0	Reserved	
TRPAD	18	access to the on-chip tions. If probe access	isable bit. Disables program software trace RAM using load/store instruc- s is not provided in the implementa- must be tied to zero to allow software	R/W	0	Required in revision 06.00 and higher	
		TCBSTP. None of the	s are <i>TCBTW</i> <sup>*</sup> , <i>TCBRDP</i> , <i>TCBWP</i> , ese registers are writeable when to <i>TCBTW</i> <sup>*</sup> returns zero with no side- is set.				
FDT	17	this mode is disabled	Mode enable bit. When the bit is 0, When set to 1, this mode is enabled. mode is described in Section 3.19 on	R/W	0	Required in revision 06.00 and higher	

### Table 8.4 TCBCONTROLB Register Field Descriptions (Continued)

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
RM	16	Read on-chip trace When written to 1, memory in register <i>TCBSTP</i> . Subsequent access <i>TCBDATA</i> register) pointer in register When the write poi reset to 0, and the T When set to 1, writ reset by setting the word in <i>TCBTW</i> .	e ead ally	0	Required if on-chip memory exists. Otherwise reserved.	
TR	15	trace memory <i>TCB</i> to zero. Also the <i>R</i>	e, the address pointers for the on-c STP, TCBRDP and TCBWRP are re M and BF bits are reset to 0. cally reset to 0 when the reset speci	eset	0	Required if on-chip memory exists. Otherwise reserved.
BF	14	external software the Note that this applie is being used in the C.1 "On-Chip Trace	or that the TCB uses to communicate that the on-chip trace memory is full es only when the on-chip trace memory Trace-From and Trace-To modes. ( ce Memory'' on page 136.) when writing a 1 to the <i>TR</i> bit	l. 10ry	0	Required if on-chip memory exists. Otherwise reserved.
TM	13:12	is filled when using PDtrace IF to start	_	ory R/W	0	Required if on-chip memory exists. Otherwise
		TM	Trace Mode			reserved.
		00	Trace-To			
		01	Trace-From			
		10	Reserved			
			Reserved			
		tinuously wrapping Words, as long as the In Trace-From moor from the point that trace memory is full same as the start poor In both cases, de-ast also stop the fill to If a <i>TCBTR/Gx</i> trig	sserting the EN bit in this register w	core. ed chip s the vill stop		
TLSIF	11	Load and Store dat misses, and functio interface and traced	cates to the TCB that information al a cache misses, instruction cache n calls are to be taken from the PDt l out in the appropriate trace format its LSm, Im, and Fcr.	race	0	Required for PDtrace revi- sions 4.00 and higher

Table 8.4 TCBCONTROLB Register Field Descriptions (Continued)

Fiel	ds								Read /	Reset	
Name	Bits		D	escr	iptic	on			Write	State	Compliance
CR	10:8	Off-chip Cloc the core clock clock. The clo <b>Remark:</b> For times slow do clock. Howev ing edge, whi Probe interfac double data ra	to the off ock-ratio e example, own of the rer, one da le a data p ce clock, s	-chip ncodi a cloo Probe ta pac acket ince t	trace ing is ck rat e inte ket is is se he Pr	R/W	100	Required if off-chip trace interface exists. Otherwise reserved.			
Cal	7	shown below than 4 data pi	chip trace in consecu ns exist, the pattern re	pins v utive t ne pat	will p trace tern i	clock s rep	c cycl licate	e trace pattern les. If more ed for each set ttom until the	R/W	0	Required if off-chip trace interface exists. Otherwise reserved.
				Cali	bratio	ns pat	tern				
				3	2	1	0				
				0	0	0	0				
				1	1	1	1				
			its	0	0	0	0				
			y 4 b	0	1	0	1				
			ever	1	0	1	0				
			d for pins	1	0	0	0				
			i is replicated for of TR_DATA pins.	0	1	0	0				
			repl TR_	0	0	1	0				
			This pattern is replicated for every 4 bits of <i>TR_DATA</i> pins.	0	0	0	1				
			patt	1	1	1	0				
			This	1	1	0	1				
				1	0	1	1				
				0	1	1	1				
		Note: The cloning.	ck source	of the	e TC	B and	l I PIB	must be run-			
TWSrcVal	6:3		be traced i 2 or 4 bits	f TW s. Not	SrcB e tha	its in t if th	dicat le fiel	,	R/W	0	Required for PDtrace revi- sions 4.00 and higher.

### Table 8.4 TCBCONTROLB Register Field Descriptions (Continued)

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CA	2	<ul> <li>Cycle accurate trace.</li> <li>When set to 1 the trace will include stall information.</li> <li>When set to 0 the trace will exclude stall information, and remove bit zero from all transmitted TF's.</li> <li>The stall information included/excluded is:</li> <li>TF6 formats with TCBcode 0001 and 0101.</li> <li>All TF1 formats except within the context of multi-pipe processor tracing (when it is used for individual pipes within the sequence of pipe outputs).</li> </ul>	R/W	0	Required
OfC	1	If set to 1, trace is sent to off-chip memory using <i>TR_DATA</i> pins. If not set, trace info is sent to on-chip memory. This bit is read only if either off-chip or on-chip option exists.	R/W	Preset by hardware	Required
EN	0	<ul> <li>Enable trace.</li> <li>This is the master enable for trace to be generated from the TCB. This bit can be set or cleared, either by writing this register or from a start/stop trigger.</li> <li>When set to 1, trace information is sampled on the output pins or written into the on-chip trace memory. Trace</li> <li>Words are generated and sent to either on-chip memory or to the Trace Probe. The target of the trace is selected by the OfC bit.</li> <li>When set to 0, trace information on the output trace pins is ignored. A potential TF6-stop (from a stop trigger) is generated as the last information, the TCB pipe-line is flushed, and trace output is stopped.</li> </ul>	R/W	0	Required

## Table 8.5 Clock Ratio encoding of the CR field

CR/CRMin/CRMax	Clock Ratio
000	8:1 (Trace clock is eight times that of core clock)
001	4:1 (Trace clock is four times that of core clock)
010	2:1 (Trace clock is double that of core clock)
011	1:1 (Trace clock is same as core clock)
100	1:2 (Trace clock is one half of core clock)
101	1:4 (Trace clock is one fourth of core clock)
110	1:6 (Trace clock is one sixth of core clock)
111	1:8 (Trace clock is one eighth of core clock)

# 8.3 TCBCONTROLC Register

The trace output from the processor on the PDtrace interface can be controlled by the trace input signals to the processor from the TCB. The TCB uses a control register, *TCBCONTROLC*, whose values are used to change the signal values on the PDtrace input interface. External software (i.e., debugger), can therefore manipulate the trace output by writing the *TCBCONTROLC* register.

The *TCBCONTROLC* register is written by an EJTAG TAP controller instruction, *TCBCONTROLC* (0x13). See the MIPS EJTAG Specification (MD00047) for more details regarding new TAP instructions. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3010 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg.

Compliance: This register is required for PDtrace revisions 4.00 and higher.

The format of the TCBCONTROLC register is shown below, and the fields are described in Table 8.3.

			-				- J-						
31 30	29 28	27	23	22	21	14	13	12	5	4	2	1	0
E_ASI D	Num DO	Mode		CPUvalid	CPUid		TCvalid	TCnum		TCbit	ts	MTtraceType	MTtraceTC

Figure 8.3 TCBCONTROLC Register Format

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
E_ASID	31:30	Extension of TCBCONTROLA ASID field. If the processor does not implement the standard TLB- based MMU or if $Config4_{AE}=0$ , this field is ignored on writes and returns zero on reads	R/W	Undefined	Required if Config4 <sub>AE</sub> =1; Otherwise Reserved
NumDO	29:28	Specifies the number of bits needed by this implementa- tion to specify the DataOrder: 00 - Four bits 01 - Five bits 10 - Six bits 11 - Eight bits	R	Preset by hardware	Required for PDtrace revi- sion 5.0 and higher

#### Table 8.6 TCBCONTROLC Register Field Descriptions

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
Mode	27:23	tion is to be trace	urned on, this bit specifies what informa d by the core. It uses 5 bits, where each g of a specific tracing mode. The table		0	Required for PDtrace revi- sions 4.00 and higher
		Bit # Set	Trace The Following			inghei
		0	PC			
		1	Load address			
		2	Store address			
		3	Load data			
		4	Store data			
CPUvalid	22	column two is no tation is required cation 4.00 and h Obviously, the pr that is being requ example, if the pr only bit 0 is read ignored, and so o read can be obtain It is optional for a be turned off. Thi implementation-s bit 23 is tied to a ply ignored by the returns a value of	occessor has to support the tracing mode ested for this bit to have any effect. For occessor only supports PC tracing, then by the processor, and other bits are n. Which bits are ignored and which are ned by reading the <i>ValidModes</i> bits. un implementation to allow PC tracing t s must be clearly documented by the cor pecific document. When it is optional, value of 1, and setting bit 23 to 0 is sim e processor. Reading this bit always one.	n- - - - -	0	Required for
CPUvalid	22	<i>CPUid</i> field as the a processor with 1 field must be writ When set, the <i>CP</i> or CPU that must all VPEs are trace	whether or not to use the value in the CPU to be traced. Only implemented o MT or multi-core SOC. Otherwise, this ten as zero and returns zero on read. <i>Uld</i> field specifies the number of the VPI be traced. Otherwise, instructions from ed when other conditions for tracing are system, this bit is ignored if TCV is	n E 1	0	Required for PDtrace revi- sions 4.00 and higher if MT is present or multi-core
CPUId	21:14	This bit indicates <i>CPUvalid</i> is set.	the value of the CPU ID to be traced if	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher if MT is present or multi-core
TCvalid	13	This bit indicates <i>TCnum</i> field as th	whether or not to use the value in the e TC to be trace.	R/W	0	Required for PDtrace revi- sions 4.00 and higher if MT is present

### Table 8.6 TCBCONTROLC Register Field Descriptions (Continued)

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
TCnum	12:5	This bit indicates the value of the TC to be traced if <i>TCvalid</i> is set.	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher if MT is present
TCbits	4:2	This value is used by the TCB to determine the number of bits needed to represent the TC value for this MT Module core configuration. This value can range from 1 to 8 bits when the value is 0 to 7. This determines the number of bits that will be used in the trace formats generated by this core.	R	Preset by hardware	Required for PDtrace revi- sions 4.00 and higher if MT is present
MTtrace- Type	1	This bit indicates the type of implemented multi-thread- ing: fine-grained, i.e., switch threads every cycle (bit value 0), or coarse-grained, which is also referred to as block multithreading (bit value 1).	R	Preset by hardward	Required for PDtrace revi- sions 4.00 and higher if MT is present
MTtraceTC	0	This bit is used by the TCB to either disable or enable TC tracing. A value of 0 implies that a TC value is not traced, and a value of 1 implies that a TC value is traced. Whether or not the TC value is traced usingTF7 format or augmented TF formats is determined by the type of multi-threading, that is, the MTtraceType field. If the type bit is 0, that is, fine-grained multi-threading, then each TF format is augmented by the TC information. If the type bit is 1, then a TF7 format is used, and each TF format is not augmented.	R/W	Undefined	Required for PDtrace revi- sions 4.00 and higher if MT is present

#### Table 8.6 TCBCONTROLC Register Field Descriptions (Continued)

# 8.4 TCBControlD Register

The trace control block adds a new register, *TCBControlD*, to control trace output from the Coherence Manager in the MIPS 1004K core. **Note:** The value of the *TCBControlB* field *TWSrcWidth* must be set to '10' on a 1004K core to indicate that the source ID field is 4 bits wide. The *TCBCONTROLD* register is written by the EJTAG TAP controller instruction TCBCONTROLD (0x15). See the MIPS EJTAG Specification (MD00047) for more details regarding new TAP instructions. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3018 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 for information on how this register can be accessed via drseg.

Compliance: This register is required for PDtrace revisions 05.00 and higher. In a non-coherent core that implements PDtrace rev 5.00 or higher, all bit-fields are read-only.

The format of the TCBCONTROLD register is shown below, and the fields are described in Table 8.7.

	Figure 6.4 TOBCONTROLD Register Format																						
31	26	25	24	23	22	21	20	19	18	17	16	15	12	11	8	7	6	5	4	3	2	1	0
					Impl							Rese	erved	TV rcV	VS Val	WB	0	Ю	TL	Lev	AE	Core_CM _En	CM_ En

## Figure 8.4 TCBCONTROL D Register Format

### Table 8.7 TCBCONTROLD Register Field Descriptions

Field	s				Read /	Reset	
Name	Bits			Description	Write	State	Compliance
Impl	31:16	Reserve	ed for impleme	entations. Check core documentation		Undefined	Optional
Reserved	15:12	Reserve	ed for future u	se. Must be written as 0 and reads as	0 0	0	Required for PDtrace revi- sion 05.00 or higher
TWSrcVal	11:8	The sou	rce ID of the	CM.	0	0	Required for PDtrace revi- sion 05.00 or higher
WB	7	traced.	If this bit is no	Coherent Writeback requests are tt set, all Coherent Writeback requests he CM trace stream	R/W	0	Required for PDtrace revi- sion 05.00 or higher
Reserved	6	Reserve	ed for future u	se. Must be written as 0, and read as	0 0	0	Required for PDtrace revi- sion 05.00 or higher
Ю	5			CM FIFO full condition. Will stall the ogress can be made	R/W	Undefined	Required for PDtrace revi- sion 05.00 or higher
TLev	4:3	This de ing	fines the curre	ent trace level being used by CM trac-	R/W	Undefined	Required for PDtrace revi-
			Encoding	Meaning			sion 05.00 or higher
			00	No Timing Information			inglier
			01	Include Stall Times, Causes			
			10	Reserved			
			11	Reserved			
AE	2		nis affects trac	is tracing is always enabled for the e output from the serialization unit of	R/W	0	Required for PDtrace revi- sion 05.00 or higher
Core_CM_En	1	This bit vidually tracing	is not routed controlled by from the CM	or disable CM tracing using this bit. through the master core, but is indi- y each core. Setting this bit can enable even if tracing is being controlled ll other enabling functions are true.	R/W	0	Required for PDtrace revi- sion 05.00 or higher

Fiel	ds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CM_EN	0	This is the master trace enable for the CM. When zero, trac- ing from the CM is always disabled. When set to one, trac- ing is enabled if other enabling functions are true.	R/W	0	Required for PDtrace revi- sion 05.00 or higher

### Table 8.7 TCBCONTROLD Register Field Descriptions (Continued)

Since each core in the system has its own set of *TCBControl* registers, one core must be made the 'master' core that controls trace functionality for the CM. This can be done using a CMP *GCR* control register to designate a core as the master trace control for the CM. This control register is located in the global debug block within the GCR address space of the CM, at offset 0x0000. The format of the register is given below.

#### Figure 8.5 PDtrace Control Configuration Register Format

31	4	3	2	1	0
0	TS		Core	e ID	

#### Table 8.8 PDtrace Control Configuration Register

Name	Bits	Description	Read / Write	Reset State	Compliance
0	31-5	Reserved for future use. Must be written as zero; returns zero on read.	R	0	Required
TS	4	The trace select bit is used to select between the hardware and the software trace control bits. A value of zero selects the external hardware trace block signals, and a value of one selects the trace control bits in the CMTrace-Control register.	R/W	0	Required
CoreID	3:0	ID of core that controls PDtrace configuration for the coherent subsystem.	R/W	0	Required

Each core in the coherent multiprocessor system has independent control over the Core\_CM\_EN bit. (*i.e.*, this field is not muxed using the GCR control register. Each core can turn on or turn off trace by setting this bit. The signal will be a wire-or of the N core signals and the SW\_Trace\_ON signal).

# 8.5 TCBCONTROLE Register

The trace output from the processor on the PDtrace interface can be controlled by the trace input signals to the processor from the TCB. The TCB uses a control register, *TCBCONTROLE*, whose values are used to change the signal values on the PDtrace input interface. External software (i.e., debugger), can therefore manipulate the trace output by writing the *TCBCONTROLE* register. This register was added for PDtrace specification revision 06.00 and higher.

The *TCBCONTROLE* register is written by the EJTAG TAP controller instruction *TCBCONTROLE* (0x16). See the MIPS EJTAG Specification (MD00047) for more details regarding new TAP instructions. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3020 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg.

Compliance: This register is required for PDtrace revisions 06.00 and higher.

The format of the *TCBCONTROLE* register is shown below, and the fields are described in Table 8.9.

#### 31 23 22 21 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADWUnits **ADWBits** PeCSync PeCFCR PeCOvf TrIDLE PeCBP G PeCE PeC 0 0 GuestId 0 v

### Figure 8.6 TCBCONTROLE Register Format

### Table 8.9 TCBCONTROLE Register Field Descriptions

Fields       Name     Bits			Read /	Reset	
		Description	Write	State	Compliance
0	31:23, 13	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved
GV	22	<ul> <li>Enable trace for all GuestIDs or only 1 GuestID.</li> <li>0 - trace enabled for all Guests</li> <li>1 - trace enabled only for Guest specified by <i>TCBControlE</i><sub>GuestID</sub></li> <li>Only implemented on a processor with VZ Module . Otherwise, this field must be written as zero and returns zero on reads.</li> </ul>	R/W	0	Required if if MIPS VZ mod- ule is imple- mented (Config3 <sub>VZ</sub> =1). Otherwise Reserved.
GuestID	21:14	The GuestID field to match when tracing If GuestCtl0 <sub>G1</sub> =1, then the active width of the register field matches the number of writeable bits of GuestCtl1 <sub>ID</sub> and the rest of the bits of this field are read-only as zero. If GuestCtl0 <sub>G1</sub> =0, then only the right-most bit of this reg- ister field is wrieable and the rest of the bits of this field are read-only as zero. A value of zero is used to select Root-mode execution. Only implemented on a processor with VZ Module . Oth- erwise, this field must be written as zero and returns zero on reads.	R/W	Undefined	Required if if MIPS VZ mod- ule is imple- mented (Config3 <sub>VZ</sub> =1). Otherwise Reserved.
ADWBits	12:11	Number of bits used to encode ADW field in TF3/TF4: 0 - no ADW field in TF3/TF4. 1 - 1 bit TF3/TF4 <sub>ADW</sub> field is present. 2 - 2 bit TF3/TF4 <sub>ADW</sub> field is present. 3 - 3 bit TF3/TF4 <sub>ADW</sub> field is present.	R	Preset by hardware	Required in revision 07.00 and newer

Field	ds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
ADWUnits	10:9	Units of ADW width specifier entry in TF3/TF4	R	Preset by	Required in	
		Encoding Size ADBits		hardware	revision 07.00 and newer	
		00 byte 8*(ADW+1)				
		01 half 16*(ADW+1)				
		10         word         32*(ADW+1)           11         double         64*(ADW+1)				
		When ADWBits is zero, There is no ADW field in TF3/ TF4, and ADWUnits gives the size of the AD field. When ADWBits and ADWUnits are both zero, TCBCONTRO- $LA_{ADW}$ gives the size of the AD field.				
TrIDLE	8	Trace Unit Idle. This bit indicates if the trace hardware is currently idle (not processing any data). This can be useful when switching control of trace from hardware to software and vice versa. The bit is read-only and updated by the trace hardware.	R	1	Required in revision 06.00 and higher	
0	7:6	Reserved for future use; Must be written as zero; returns zero on read. (Hint to architect: reserved for future expan- sion of performance counter trace events).	0	0	Reserved	
PeCOvf	5	Trace performance counters when one of the performance	R/Wif	0	Required in	
		counters overflows its count value. Enabled when set to 1.	PeC=1, otherwise R		revision 06.00 and higher	
PeCFCR	4	Trace performance counters on function call/return or on	R/Wif	0	Required in	
		an exception handler entry. Enabled when set to 1.	PeC=1, otherwise R		revision 06.00 and higher	
PeCBP	3	Trace performance counters on hardware breakpoint	R/Wif	0	Required in	
		match trigger. Enabled when set to 1.	PeC=1, otherwise		revision 06.00 and higher	
			R		and inglier	
PeCSync	2	Trace performance counters on synchronization counter	R/Wif	0	Required in	
		expiration. Enabled when set to 1.	PeC=1, otherwise		revision 06.00 and higher	
			R		and inglier	
PeCE	1	Performance counter tracing enable. When set to 0, the	R/W if	0	Required in	
		tracing out of performance counter values as specified is disabled. To enable, this bit must be set to 1. This bit is	PeC=1, otherwise		revision 06.00 and higher	
		used under software control. When trace is controlled by an external probe, this enabling is done via the TCB con- trol register.	R			
PeC	0	Specifies whether or not Performance Control Tracing is	R	Preset by	Required in	
		implemented. This is an optional feature that may be omit- ted by implementation choice. See 3.18 "Tracing		hardware	revision 06.00 and higher	
		Performance Counter Values" on page 38 for details.				

## Table 8.9 TCBCONTROLE Register Field Descriptions (Continued)

# 8.6 TCBDATA Register

The *TCBDATA* register (0x12) is used to access the registers defined by the *TCBCONTROLB<sub>REG</sub>* field, see Table 8.2. Regardless of which register or data entry is accessed through *TCBDATA*, the register is only written if the *TCBCONTROLB<sub>WR</sub>* bit is set. For read only registers the *TCBCONTROLB<sub>WR</sub>* is a don't-care.

Compliance: This register is required.

The format of the *TCBDATA* register is shown below, and the field is described in Table 8.10. The width of *TCBDATA* is 64 bits when on-chip trace words (TWs) are accessed (*TCBTW* access).

#### Figure 8.7 TCBDATA Register Format

31(63)	0
Data	

#### Table 8.10 TCBDATA Register Field Descriptions

Fields Names Bits				Reset	
		Description	Read/Write	State	Compliance
Data	31:0 63:0	Register fields or data as defined by the $TCBCONTROLB_{REG}$ field	Only writable if TCBCONTROLB <sub>WR</sub> is set	0	Required

# 8.7 TCBCONFIG Register (Reg 0)

The *TCBCONFIG* register holds hardware configuration information in the TCB. This register is also mapped to offset 0x3028 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 for information on how this register can be accessed via drseg.

Compliance: This register is required.

	Figure 8.8 TCBCONFIG Register Format										
31	30	25	24 21	20 17	<sup>7</sup> 16 14	13 11	10 9	8 6	5 4	3	0
CF1		Impl	TRIG	SZ	CRMax	CRMin	PW	PiN	OfT OnT	REV	

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CF1	31	This bit is set if a <i>TCBCONFIG1</i> register exists. In this revision, <i>TCBCONFIG1</i> does not exist, and this bit reads zero.	R	0	Required
Impl	30:25	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.	0	Undefined	Optional
TRIG	24:21	Number of triggers implemented. This also indicates the number of <i>TCBTRIGx</i> registers that exist.	R	Legal values are 0 - 8	Required

### Table 8.11 TCBCONFIG Register Field Descriptions

Fie	lds					Bood /	Posot	
Name	Bits			De	escription	Read / Write	Reset State	Compliance
SZ	20:17	siz Th	e of the or e size in b	n-chip trace	by $2^{(SZ+8)}$ . I.e., the lowest value	R	Preset	Required if on-chip memory exists. Otherwise reserved.
CRMax	16:14	Th the	is field ind off-chip		aximum ratio of the core clock to y interface clock. The clock-ratio	R	Preset	Required if off-chip trace interface exists. Otherwise reserved.
CRMin	13:11	Th the	is field ind off-chip		inimum ratio of the core clock to y interface clock. The clock-ratio	R	Preset	Required if off-chip trace interface exists. Otherwise reserved.
PW	10:9	tra	ce interfac is is encoc	te TR_DATA led, as shown	bits available on the off-chip pins. The number of <i>TR_DATA</i> n in the table.	R	Preset	Required if off-chip trace interface exists. Otherwise
			PW		of bits used on TR_DATA			reserved.
			00	4 bits				
			01	8 bits 16 bits				
			10	reserved				
			is field is		on input signals to the TCB and ne TCB.			
PiN	8:6	For For ber cat TF Tal Th	r multi-pip of pipes es that the 3 and TF4 ble 4.2. e table be	peline proce peline proces which are tra e 3-bit PgmC 4 Trace Form	essors this field must read 0. ssor, this field indicates the num- aced. If non-zero, this also indi- order field is included in the TF2, nats, as shown in Figure 4.2 and s the number of bits in PgmOrder F PiN.	R	Preset	Required
			PiN	Number of Pipes traced	PgmOrder field included in the TF2, TF3 and TF4 Trace Formats			
			000	1	No			
			001	2	Yes			
			010	3				
			011	4				
			100	5				
			101	6 7	-			
			110 111	8	-			
			111	0				

### Table 8.11 TCBCONFIG Register Field Descriptions (Continued)

Fie	elds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
OnT	5	When set, this bit indicates that on-chip trace memory is present. This bit is preset based on the selected option when the TCB is implemented.	R	Preset	Required	
OfT	4	When set, this bit indicates that off-chip trace interface is present. This bit is preset based on the selected option when the TCB is implemented, and on the existence of a PIB module ( <i>TC_PibPresent</i> asserted).	R	Preset	Required	
REV	3:0	Revision of TCB. An implementation that conforms to the described architecture in this document (PDtrace revision 4.xx) must have revision 1. An implementation that conforms to PDtrace specification revision 05.00 must have this field set to integer value 2. An implementation that conforms to PDtrace specification 06.00 must have this field set to integer value 3.	R	0	Required	

 Table 8.11 TCBCONFIG Register Field Descriptions (Continued)

# 8.8 TCBTW Register (Reg 4)

The *TCBTW* register is used to read Trace Words from the on-chip trace memory. The TW read is the TW pointed to by the *TCBRDP* register. A side effect of reading the *TCBTW* register is that the *TCBRDP* register increments to the next TW in the on-chip trace memory. If *TCBRDP* is at the max size of the on-chip trace memory, the increment wraps back to address zero. Starting with PDtrace rev 6.00, the *TCBTW* register is mapped to offset 0x3100 in drseg. To read a 64-bit trace word from memory on a 32-bit processor, the user is required to execute two load word instructions. The first instruction targets offset 0x3104 in drseg, and the second one accesses offset 0x3100. An access to offset 0x3100 automatically causes the read pointer to be incremented. The use of load halfword or load byte instructions can lead to unpredictable results, and is not recommended. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 for information on how this register can be accessed via drseg..

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBTW* register is shown below, and the field is described in Table 8.12.

#### Figure 8.9 TCBTW Register Format

Data	63	0
	Data	

Fie	lds		Read /	Reset	
Names	Bits	Description	Write	State	Compliance
Data	63:0	Trace Word	R/W	0	Required

^

60

# 8.9 TCBRDP Register (Reg 5)

The *TCBRDP* register is the address pointer to on-chip trace memory. It points to the TW read when reading the *TCBTW* register. When writing the *TCBCONTROLB*<sub>RM</sub> bit to 1, this pointer is reset to the current value of *TCBSTP*. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3108 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg..

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBRDP* register is shown below, and the field is described in Table 8.12. The value of *n* depends on the size of the on-chip trace memory. Because the address points to a 64-bit TW, the lower three bits are always zero.

31	n+1	n	0
		Address	

### Table 8.13 TCBRDP Register Field Descriptions

Fie	lds		Read /	Reset		
Names	Bits	Description	Write	State	Compliance	
Data	31:(n+1)	Reserved. Must be written zero and reads back zero.	0	0	Required	
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required	

# 8.10 TCBWRP Register (Reg 6)

The *TCBWRP* register is the address pointer to on-chip trace memory. It points to the location where the next new TW for on-chip trace will be written. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3110 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg.

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBWRP* register is shown below, and the field is described in Table 8.12. The value of *n* depends on the size of the on-chip trace memory. Because the address points to a 64-bit TW, the lower three bits are always zero.

Figure 8.11	<b>TCBWRP</b>	Register	Format
i iguie o.i i		Negister	i ormat

31	n+1	n	0
		Address	

#### Table 8.14 TCBWRP Register Field Descriptions

Fie	lds		Read /	Reset	
Names	Bits Description		Write	State	Compliance
Data	31:(n+1)	Reserved. Must be written zero and reads back zero.	0	0	Required

Fie	lds		Read /	Reset	
Names	Bits	Description	Write	State	Compliance
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required

### Table 8.14 TCBWRP Register Field Descriptions (Continued)

# 8.11 TCBSTP Register (Reg 7)

The *TCBSTP* register is the start pointer register. This pointer is used to determine when all entries in the trace buffer have been filled (when *TCBWRP* has the same value as *TCBSTP*). This pointer is reset to zero when the *TCBCONTROLB<sub>TR</sub>* bit is written to 1. If a continuous trace to on-chip memory wraps around the on-chip memory, *TSBSTP* will have the same value as *TCBWRP*. Starting with PDtrace rev 6.00, this register is also mapped to offset 0x3118 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg..

Compliance: Required if on-chip trace memory is implemented.

The format of the *TCBSTP* register is shown below, and the field is described in Table 8.12. The value of *n* depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

#### Figure 8.12 TCBSTP Register Format

31	n+1	n	0
		Address	

### Table 8.15 TCBSTP Register Field Descriptions

Fields			Read /	Reset			
Names	mes Bits Description		Write	State	Compliance		
Data	31:(n+1)	Reserved. Must be written zero and reads back zero.	0	0	Required		
Address	n:0	Byte address of on-chip trace memory word.	R/W	0	Required		

# 8.12 TCBTRIGx Register (Reg 16-23)

Eight Trigger Control registers are defined. Each register is named *TCBTRIGx*, where *x* is a single digit number from 0 to 7 (*TCBTRIG0* is Reg 16). The actual number of trigger registers implemented is defined in the *TCBCONFIG<sub>TRIG</sub>* field. An unimplemented register will read all zeros and writes are ignored. Starting with PDtrace rev 6.00, these registers are also mapped from offset 0x3200 to 0x3238 in drseg. See Section 8.15 "Memory-Mapped Access to PDtrace<sup>TM</sup> Control and On-Chip Trace RAM" on page 100 on how this register can be accessed via drseg.

Each Trigger Control register controls when an associated trigger is fired and the resulting action. Refer to Chapter 10, "TCB Trigger Logic" on page 111 for a detailed description of trigger logic issues.

Compliance: The number of implemented trigger registers must be equal to the number in TCBCONFIG<sub>TRIG</sub>.

			Figure	0.13	ICE			Re	yısı		mai									
31	24 2	3 22	20	19		16	15	14	13	11	10		7	6	5	4	3	2	1	0
TCBinfo	IIACE	Troco	Impl		0		CHTro	PDTro	Ι	mpl		0		DM	CHTri	PDTri	Ty	pe	FO	TR

### Figure 8.13 TCBTRIGx Register Format

### Table 8.16 TCBTRIGx Register Field Descriptions

Fields			Read /	Reset	
Names	Bits	Description	Write	State	Compliance
TCBinfo	31:24	TCBinfo to be used in a TF6 trace format when this trigger fires.	R/W	0	Required
Trace	23	<ul> <li>When set, generate a TF6 trace information when this trigger fires. Use TCBinfo field for the TCBinfo of TF6 and use Type field for the two MSB of the TCBtype of TF6. The two LSBs of TCBtype are 00.</li> <li>The write value of this bit always controls the action from the firing of this trigger.</li> <li>When this trigger fires, if another higher priority trigger fires simultaneously, then the action of this trigger can be suppressed. That is, the issue of the TF6 format would be suppressed. If this ever happens, this can be detected by reading the value of this field. If the Trace field was set to 1, and this trigger action was suppressed, then the read of this Trace field will return a 0. (Note that the read value is always 0 if the write value was 0). The read value of 0 indicating a suppressed trigger action is valid until the <i>TCBTR/Gx</i> register is again written. That is, the read value is 0 if the trigger fires but the trigger action was ever suppressed, since the last write.</li> </ul>	R/W	0	Required
Impl	22:20	These bits are reserved for implementation specific trigger actions (internal to the TCB). Refer to the processor speci- fication for the format and definition of this field.		0	Optional
0	19:16	Reserved. Must be written zero, reads back zero	0	0	Reserved
CHTro	15	When set, when this trigger fires, generate a single cycle strobe on <i>TC_ChipTrigOut</i> .	R/W	0	Required
PDTro	14	When set, when this trigger fires, generate a single cycle strobe on <i>TC_ProbeTrigOut</i> .	R/W	0	Required
Impl	13:11         These bits are reserved for implementation specific trigger sources (internal or external to the TCB). Refer to the processor specification for the format and definition of this field.			0	Optional
0	10:7	Reserved. Must be written zero, reads back zero	0	0	Reserved
		1			

Fields Names Bits			Read /	Reset	
Names	Bits	Description	Write	State	Compliance
DM	6	When set, this Trigger will fire when a rising edge on the Debug mode indication from the core is detected. The write value of this bit always controls when this trig- ger will fire.If this trigger fires because this DM field is set, i.e., this is 	R/W	0	Optional
CHTri	5	When set, this Trigger will fire when a rising edge on <i>TC_ChipTrigIn</i> is detected. The write value of this bit always controls when this trigger will fire. If this trigger fires because this <i>CHTri</i> field is set, i.e., this is the cause of the trigger firing, then this can be determined by reading this <i>CHTri</i> field. If the <i>CHTri</i> field was written 1, then a read value of 1 indicates that this trigger has fired since the last write. Note that the action from a firing trigger could have been suppressed, and therefore, reading this field would be the only definite way to tell if the trigger fired and whether this was the cause. This special read value is valid until the <i>TCBTRIGx</i> register is written. Note that if the write value was 0 the read value is always 0.	R/W	0	Required
PDTri	4	<ul> <li>When set, this Trigger will fire when a rising edge on <i>TC_ProbeTrigIn</i> is detected.</li> <li>The write value of this bit always controls when this trigger will fire.</li> <li>If this trigger fires because this <i>PDTri</i> field is set, i.e., this is the cause of the trigger firing, then this can be determined by reading this <i>PDTri</i> field. If the <i>PDTri</i> field was written 1, then a read value of 1 indicates that this trigger has fired since the last write. Note that the action from a firing trigger could have been suppressed, and therefore, reading this field would be the only definite way to tell if the trigger fired and whether this was the cause. This special read value is valid until the <i>TCBTRIGx</i> register is written.</li> <li>Note that if the write value was 0 the read value is always 0.</li> </ul>	R/W	0	Required

Fiel	ds			Read /	Reset		
Names	Bits		Description	Write	State	Compliance	
Туре	3:2	this trigger t	e: The Type indicates the action to take when fires. The table below show the Type values esponding Trigger action.	R/W	0	Required	
		Туре	Trigger action				
		00	<b>Trigger Start:</b> Trigger start-point of trace.				
		01	Trigger End: Trigger end-point of trace.				
		10	Reserved. Has no effect				
		11	<b>Trigger Info:</b> No action trigger, only for trace info.				
FO	1	Start trigger will clear 70 PDtrace arc trigger. This reserved for If Trace is s words. For S other TFs in format is ad If the <i>TCBC</i> set to Trace- chip trace fi The write va this trigger. When this tr cate if the tr read value v value is alw the <i>TCBTRI</i> If the condit fire or it fire valid for the	et, then a TF6 format is added to the trace Start and Info triggers this is done before any a that same cycle. For End triggers, the TF6 ded after any other TFs in that same cycle. $CONTROLB_{TM}$ field is implemented it must be To mode (00), for the Type field to control on-	R/W	0		
	_	TR bit is dea	asserted. When deasserted, this trigger will fire ne of the trigger sources indicates trigger.		-	Required	
TR	0	bit was last This bit is u was last wri When set, a change thein the source to can set the r Also, when read values	sed to inspect if the trigger fired since this bit	R/W0	0	Required	

Table 8 16 TCBTPICy Pagister Field Descriptions	(Continued)
Table 8.16 TCBTRIGx Register Field Descriptions	(Continued)

# 8.13 Reset State

Reset state for all register fields is entered when one or both of the following two things happen:

- 1. ETT\_SoftReset input is set high.
- 2. ETT\_TRST\_N input is set low.

Most fields can be reset synchronously on the next rising edge of ETT\_TCK.

The fields  $TCBCONTROLA_{On}$  and  $TCBCONTROLB_{EN}$  should be reset asynchronously on any of the above two events. Internal registers in the core-clock domain that need to reset must treat  $ETT\_SoftReset$  and  $ETT\_TRST\_N$  as asynchronous reset inputs. It is not guaranteed that the core-clock is running when either of the two resets are asserted. For synchronous register reset, the reset event must be remembered until the core-clock starts running.

# 8.14 TCB Registers in Processors Implementing the MT Module

In the presence of MT (Multi-Threading), there are potentially multiple TAP controllers in the processor, one per VPE (Virtual Processing Element). But such a processor only has a single pipeline, hence only implements a single PDtrace interface and a single TCB (Trace Control Block). Thus there is only a single copy of the TCB registers as well on the core. In this situation, the TCB registers may be written from any one of the TAP controllers on the core. In the situation that more than one TAP controller is instructed to write a TCB register in the same instruction sequence from a probe, the write from TAPO will succeed.

# 8.15 Memory-Mapped Access to PDtrace<sup>™</sup> Control and On-Chip Trace RAM

PDtrace specification revision 06.00 and higher provides mechanisms by which PDtrace can be controlled entirely through software and the on-chip trace memory can be accessed directly by software using load and store instructions. Access is provided by mapping most TCB registers to drseg space, which then allows software to access these registers in debug mode. Since all TCB registers are mapped directly to drseg, the *TCBData* register does not need to be mapped.

The mapped drseg registers are shown in Table 8.17.

Offset in drseg	Register Name	Description
0x3000	TCBControlA	The <i>TCBControlA</i> register. See Section 8.1 "TCBCONTROLA Register" for more details about register contents.
0x3008	TCBControlB	The <i>TCBControlB</i> register. See Section 8.2 "TCBCONTROLB Register" for more details about register contents.
0x3010	TCBControlC	The <i>TCBControlC</i> register. See Section 8.3 "TCBCONTROLC Register" for more details about register contents.
0x3018	TCBControlD	The <i>TCBControlD</i> register. See Section 8.4 "TCBControlD Register" for more details about register contents.
0x3020	TCBControlE	The <i>TCBControlE</i> register. See Section 8.5 "TCBCONTROLE Register" for more details about register contents.

Table 8.17 Mapping TCB Registers in drseg

Offset in drseg	Register Name	Description
0x3028	TCBConfig	The <i>TCBConfig</i> register. See Section 8.7 "TCBCONFIG Register (Reg 0)" for more details about register contents.
0x3100	TCBTW	Trace Word read register. This register holds the Trace Word just read from on-line trace mem- ory. See Section 8.8 "TCBTW Register (Reg 4)" for more details about register contents.
0x3108	TCBRDP	Trace Word Read pointer. It points to the location in the on-line trace memory where the next Trace Word will be read. A TW read has the side-effect of post-incrementing this register value to point to the next TW location. (A maximum value wraps the address around to the beginning of the trace memory). See Section 8.9 "TCBRDP Register (Reg 5)" for more details about register contents.
0x3110	TCBWRP	Trace Word Write pointer. It points to the location in the on-line trace memory where the next new Trace Word will be written. See Section 8.10 "TCBWRP Register (Reg 6)" for more details about register contents.
0x3118	TCBSTP	Trace Word Start Pointer. Pointer into Trace Buffer that is used to determine when all entries in the trace buffer have been filled. See Section 8.11 "TCBSTP Register (Reg 7)" for more details about register contents.
0x3120	BKUPRDP	This is not a TCB register, but is needed on a reset to save the <i>TCBRDP</i> value before that register is reset to 0. This allows the software that comes up after a (hard or soft) reset to know the last-known good value of <i>TCBRDP</i> before system crash, and potentially read the trace memory from or to the appropriate trace memory location.
0x3128	BKUPWRP	This is not a TCB register, but needed on a reset to save the <i>TCBWRP</i> value before that register is reset to 0. This allows the software that comes up after a (hard or soft) reset to know the last-known good value of <i>TCBWRP</i> before system crash, and potentially read the trace memory from or to the appropriate trace memory location.
0x3130	BKUPSTP	This is not a TCB register, but needed on a reset to save the <i>TCBSTP</i> value before that register is reset to 0. This allows the software that comes up after a (hard or soft) reset to know the last-known good value of <i>TCBSTP</i> before system crash, and potentially read the trace memory from or to the appropriate trace memory location.
0x3200-0x3238	TCBTrigX	The <i>TCBTrigX</i> set of registers. The number of implemented registers is determined by the value in <i>TCBCONFIG<sub>TRIG</sub></i> . See Section 8.12 "TCBTRIGx Register (Reg 16-23)" for more details about register contents.

Table 8.17	Mapping	тсв	Registers	in drseg
------------	---------	-----	-----------	----------

On-chip trace memory can be read by doing a load instruction to *TCBTW*. On a 32-bit core, two load instructions must be executed to load a 64-bit trace word. These load instructions must target two different addresses. The first must target an offset of (+4) from the *TCBTW* register, and the second load instruction must target the *TCBTW* register. Accessing the *TCBTW* has the side effect of automatically incrementing the value of *TCBRDP* to the next trace word. The trace memory cannot be written to via this mechanism. Software can also do direct loads and stores to *TCBRDP* and *TCBWRP* at the beginning of the trace memory dump function. Note that writing to these registers in the middle of the trace logic writing into this memory can result in UNPREDICTABLE results and junked values in the trace memory.

Whether or not software has access to on-chip trace memory is controlled via one bit in *TCBCONTROLB* (*TRPAD*, bit 18). This is a control DISABLE bit. The bit in *TCBCONTROLB* is mirrored in *TraceControl3*.

Tracing is stopped when the system crashes and an exception handler is invoked on the crash. The last known good values of *TCBRDP*, *TCBWRP*, and *TCBSTP* are saved in the backup registers shown in the table. Software should not

rely on *TCBRDP*, *TCBWRP*, and *TCBSTP* holding their last known good values across a reset, and should use the backup registers for this purpose.

#### For uniprocessor systems:

These register mappings are "active" only when an external probe is either not present, or not enabled (i.e., the *ProbEN* bit in the *EJTAG Control Register* or *ECR* is set to zero). If the mappings are active, writes to the TCB registers via drseg are enabled (so long as these writes are otherwise permitted). If the mappings are inactive, writes to the TCB registers via drseg are ignored. Note that a hardware probe could set the *ProbEN* bit to zero and still access the *TCBControl* registers. Writing the TCB registers via the probe and drseg simultaneously will result in unpredictable behavior. Software should not rely on reads from the TCB registers via drseg to return reliable data when the mappings are inactive. If the mappings are active on reset (i.e., *ProbEN=0*), software is responsible for initializing all control register fields, except *On* (bit 0 in *TCBControlA*) and *EN* (bit 0 in *TCBControlB*). Those control bits must be set to zero on a core reset if the drseg mappings are active.

Similarly, *TraceControl*<sub>TS</sub> bit is used for mutual exclusion between the COP0 TraceControl\* registers and the EJTAG TAP TCBControl registers.

#### For multiprocessor systems:

Please refer to Appendix B, "Multiprocessor Memory-Mapped Access to PDtrace<sup>™</sup> Control and On-Chip Trace RAM" on page 135.

# 8.16 On-Chip Trace Buffer Usage

To initialize the on-chip trace buffer, the *TR* bit of the *TCBControlB* register is set by software. This will initialize *TCBRDP*, *TCBWRP* and *TCBSTP* pointers to zero. These pointers do not have to explicitly written by software for initialization, the reset function that is caused by setting the *TR* bit is sufficient.

When it is desired to read out the Trace Words from the on-chip buffer, software first sets the *RM* bit in *TCBControlB*. This will load the *TCBRDP* register with the value held in the *TCBSTP* register. The TraceWord pointed to by *TCBRDP* can be then read out through the *TCBTW* register. The read will automatically update the *TCBRDP* value to point to the next newer entry. A subsequent read from *TCBTW* register will thus read out the next newer TraceWord. Software does not have to explicitly update the *TCBRDP* register.

If the *TM* field of *TCBControlB* register is set to Trace-From mode, the trace-buffer contents stop being updated when the trace-buffer is full (when *TCBWRP* points to the same entry as *TCBSTP*). This event is denoted by the *BF* bit of *TCBControlB* register. The *BF* bit can be polled by software to decide when to read out the trace buffer contents.

For production testing, such as stuck-at testing of memory cells within the trace buffer, the *TCBRDP* and *TCBWRP* registers can be explicitly written by software to write and read specific entries within the trace buffer. As previously stated, for normal usage these pointer registers do not have to be explicitly written by software.

# **EJTAG Trace Registers**

# 9.1 TraceIBPC and TraceDBPC Registers

Any actions in the tracing logic triggered by a particular EJTAG hardware breakpoint is determined by bits in the *TracelBPC* (Trace Instruction Break Point Control) and *TraceDBPC* (Trace Data Break Point Control) registers. Each register uses 3 bits per breakpoint. A few bits are added for other information, so that each register holds information for 9 hardware breakpoints. If more than 9 breakpoints are implemented for either instructions or data, then an additional register is required, namely, *TracelBPC2* (instruction) or *TraceDBPC2* (data). which are available as memory-mapped registers in the EJTAG memory drseg space as shown in Table 9.1. PDtrace revision 05.00 and higher add the

CP0 register number/select or Offset in drseg	Register Mnemonic	Description
Register 23, Select 4	TraceIBPC	Holds information about the first 9 instruction breakpoints.
Register 23, Select 5	TraceDBPC	Holds information about the first 9 data breakpoints.
0x1FF8	TraceIBPC2	Holds information about the last 6 instruction breakpoints.
0x2FF8	TraceDBPC2	Holds information about the last 6 data breakpoints.

Table 9.1 Mapping Trace Breakpoint Registers in CP0 Space or in drseg

ability to simultaneously trigger tracing from other components in a coherent system, such as the coherence manager in the MIPS 1004K core (refer to Table 9.6 which defines how tracing can be triggered in system components). If a trigger that is set to enable CM tracing fires, the corresponding *Core\_CM\_EN* bit in *TCBControlD* is set to one. Similarly, if a trigger that is set to disable tracing fires on a core, the *Core\_CM\_EN* bit is set to zero.

The EJTAG control logic, upon encountering a hardware breakpoint, signals the triggered breakpoint to the trace logic. If more than one breakpoint triggers every cycle, in the previous revision of the specification, even if one of the triggers turned on trace, then the trace turned on, and all triggers have to turn trace off to turn off tracing. Now, the possible trace modes generated by the triggers are more complex, hence if more than one trigger is generated in any given cycle, and there is at least one trigger from the instruction side and one trigger from the data side, then the data trigger is ignored. If there are multiple triggers, and all are either instruction triggers or all are data triggers, then all except the lowest numbered one are ignored.

The type of tracing that is triggered is determined by the tracing mode Mode bits [27:23] in the *TCBCONTROLC* register, or if in software control, by the Mode bits [11:7] in the *TraceControl2* register (described in "TraceControl2 Register (CP0 Register 23, Select 2)" on page 67 of this document).

Note that the disable bit in the *TraceIBPC* or the *TraceDBPC* register can be used to globally disable the triggering of hardware breakpoints. One bit is used to disable instruction breakpoints, and the other is used to disable data breakpoints (see Table 9.1 and Table 9.2).

PDtrace tracing logic can be implemented with no EJTAG implementation. Therefore software (external or internal) must read the Coprocessor 0 *Config1* register to determine if EJTAG is implemented before assuming the presence of the *TraceDBPC* or *TracelBPC* registers. Moreover, for a core implementing EJTAG, the EJTAG hardware breakpoints are optional. The *Debug Control* register (at offset 0x0000 in drseg) has bits *DataBrk* and *InstBrk* that specify whether any EJTAG data or instruction hardware breakpoints are implemented. If both these bits are set to 0, then no hardware breakpoints are implemented in EJTAG on that core, and the trace register specified in this section is also not implemented (i.e., the tracing logic does not implement the feature of trace triggering from EJTAG). So one must first ensure that EJTAG is implemented, then examine the values of *DataBrk* and *InstBrk* in the *Debug Control* register to make sure that at least one of them is not zero.

In a processor implementing the MIPS MT Module, EJTAG breakpoints can either be shared or not between any of the VPEs (Virtual Processor Elements) in an MT environment. This sharing property for instruction breakpoints, if they exist, is determined by bit *IBPshare* of the *IBS* (*Instruction Breakpoint Status*) register in EJTAG drseg memory, and for data breakpoints, if they exist, by bit *DBPshare* bit in the *DBS* (*Data Breakpoint Status*) register in EJTAG drseg memory, and for data breakpoints are not shared, then the *TraceIBPC* or the *TraceDBPC* registers are duplicated per VPE; otherwise, they are shared. When they are shared, the *IE* or the *DE* bit is also shared (see Table 9.2 and Table 9.3), so breakpoints are enabled for PDtrace for all VPEs or for none of them.

							Figu	re 9.1 Tra	acelBF	C	Regis	ter	Forma	at						
31	30	29	28	27	26 2	4	23 21	20 18	17	15	14	12	11	9	8	6	5	3	2	0
MB	0	PCT	IE	0	IBPC <sub>8</sub>		IBPC <sub>7</sub>	IBPC <sub>6</sub>	IBPC	5	IBPC	24	IBPC	3	IBPO	C <sub>2</sub>	IBPC	21	IB	PC <sub>0</sub>

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
MB	31	Indicates that additional instruction hardware break- points are present and that register <i>TraceIBPC2</i> should be used.	R	0/1	Required	
0	30	Reserved. Reads as zero and non-writable.	R	0	Required	
PCT	29	Specifies whether or not a performance counter trigger (PCT) signal is generated when an EJTAG hardware instruction breakpoint match occurs. This feature is enabled only if the <i>IE</i> bit is also set to 1.	R/W	0	Required after PDtrace revision 06.00 and higher if instruc- tion breakpoints are implemented in EJTAG. Reserved other- wise.	

**Table 9.2 TraceIBPC Register Field Descriptions** 

Fie	elds			Read /	Reset	
Name	Bits	-	Description	Write	State	Compliance
IE	28	-	fy whether the trigger signal from an iction breakpoint should trigger tracing not:	R/W	0	Required
		Encoding	Meaning			
		0	Disables trigger signals from instruction breakpoints			
		1	Enables trigger signals from instruction breakpoints			
			bit are ignored if instruction breakpoints mented in EJTAG.			
0	27	values 2 thro taken over to counter tracin	ly defined use of this bit is deprecated since ugh 7 of the trigger control bits have been support CMP tracing and performance ng. It now reverts back to being reserved. o, and non-writable.	R	0	Required
IBPCn	3n-1:3n-3	modes. Table Each set of 3 tion breakpoi exists. If the	its are decoded to enable different tracing 9.6 shows the possible interpretations. bits represents the encoding for the instructure $n$ in the EJTAG implementation, if it preakpoint does not exist, the bits are d as zero, and writes are ignored.	R/W	0	LSB required, Upper two bits are Optional. Required for breakpoints implemented in EJTAG

### Table 9.2 TraceIBPC Register Field Descriptions

### Figure 9.2 TraceDBPC Register Format

31	30	29	28	27	26 24	23 21	20 18	17 15	14 12	11 9	8 6	5 3	2 0
ME	0	PCT	DE	0	DBPC <sub>8</sub>	DBPC <sub>7</sub>	DBPC <sub>6</sub>	DBPC <sub>5</sub>	DBPC <sub>4</sub>	DBPC <sub>3</sub>	DBPC <sub>2</sub>	DBPC <sub>1</sub>	DBPC <sub>0</sub>

### Table 9.3 TraceDBPC Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
MB	31	Indicates that more instruction hardware breakpoints are present and that register <i>TraceDBPC2</i> should be used.	R	0/1	Required
0	30	Reserved. Reads as zero, and non-writable.	R	0	Required

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
PCT	29	Specifies whether or not a performance counter trigger (PCT) signal is generated when an EJTAG hardware data breakpoint match occurs. This feature is enabled only if the <i>DE</i> bit is also set to 1.	R/W	0	Required after PDtrace revision 06.00 and higher if instruc- tion breakpoints are implemented in EJTAG. Reserved other- wise
DE	28	Used to specify whether the trigger signal from the EJTAG data breakpoint should trigger tracing functions or not: 0 : disables trigger signals from data breakpoints 1 : enables trigger signals from data breakpoints Writes to this bit are ignored if data breakpoints are not implemented in EJTAG.	R/W	0	Required
0	27	The previously defined use of this bit is deprecated since values 2 through 7 of the trigger control bits have been taken over to support CMP tracing and performance counter tracing. It now reverts back to being reserved. Reads as zero and is non-writable.	R	0	Required
DBPCn	3n-1:3n-3	The three bits are decoded to enable different tracing modes. Table 9.6 shows the possible interpretations. Each set of 3 bits represents the encoding for the data breakpoint $n$ in the EJTAG implementation, if it exists. If the breakpoint does not exist then the bits are reserved, read as zero and writes are ignored.	R/W	0	LSB required, Upper two bits are Optional. Required for breakpoints implemented in EJTAG

#### Table 9.3 TraceDBPC Register Field Descriptions

### Figure 9.3 TraceIBPC2 Register Format

31	18	17	15	14 1	12	11 9	9	8 6	6	5 3	2	0
0		IBPC <sub>1</sub>	4	IBPC <sub>13</sub>	3	IBPC <sub>12</sub>		IBPC <sub>11</sub>		IBPC <sub>10</sub>	IB	PC <sub>9</sub>

#### Table 9.4 TraceIBPC2 Register Field Descriptions

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
IBPCn	3n-31:3n- 33	The three bits are decoded to enable different tracing modes. Table 9.6 shows the possible interpretations. Each set of 3 bits represents the encoding for the instruction breakpoint $n$ in the EJTAG implementation, if it exists.	R/W	0	Required

		inguic 0.4 inu		~-	nogie			•					
31		18	17 1	15	14	12	11 9	8	6	5	3	2	0
	0		DBPC <sub>1</sub>	4	DBPC <sub>1</sub>	13	DBPC <sub>12</sub>	DBP	C <sub>11</sub>	DBPC <sub>1</sub>	0	DBPC	29

### Figure 9.4 TraceDBPC2 Register Format

### Table 9.5 TraceDBPC2 Register Field Descriptions

Fie	Fields			Reset	
Name	Bits	Description	Read / Write	State	Compliance
DBPCn	3n-31:3n- 33	These three bits are decoded to enable different tracing modes. Table 9.6 shows the possible interpretations. Each set of 3 bits represents the encoding for the data breakpoint $n$ in the EJTAG implementation, if it exists.	R/W	0	Required

### Table 9.6 BreakPoint Control Modes: IBPC and DBPC

Value	Trigger Action	Description
000	Unconditional Trace Stop for both the processor and the com- ponents of the coherence sys- tem	Unconditionally stop tracing (from the processor as well as the coherence components that support tracing) if tracing was turned on. If tracing is already off, then there is no effect.
001	Unconditional Trace Start in the processor	Unconditionally start tracing of the processor if tracing was turned off. If tracing is already turned on, there is no effect.
010	Unconditional Trace Stop for the processor	Unconditionally stop tracing of the processor if tracing was turned on. If tracing is already turned off then there is no effect.
011	Unconditional Trace Start for both the processor and the com- ponents of the coherence sys- tem	Unconditionally start tracing if tracing was turned off. If tracing is already turned on, there is no effect. Do this for both the processor as well as the coherence components that support tracing.
100	Identical to trigger condition 000, and in addition, also dump the full performance counter values into the trace stream	As before, but also dump the full values of all the imple- mented performance counters into the trace stream. Note that this does not provide the ability to dump individual and/or specific performance counters for two reasons: One, there aren't sufficient bits available for this type of fine-grain control, and second, performance counter dumping on a breakpoint trigger should be uncommon enough to not overwhelm the trace stream with bits.
101	Identical to trigger condition 001, and in addition, also dump the full performance counter values into the trace stream	As before, but also dump the full values of all the imple- mented performance counters into the trace stream.
110	None	Reserved for future use

Value	Trigger Action	Description
111	Identical to trigger condition 011, and in addition, also dump the full performance counter values into the trace stream	As before, but also dump the full values of all the imple- mented performance counters into the trace stream.

Table 9.6 BreakPoint	Control Modes	IBPC and DBPC
	control mouco.	

**EJTAG Trace Registers** 

Chapter 10

# **TCB Trigger Logic**

The TCB is defined to optionally feature a trigger unit. Most of the actual implementation and functionality is implementation-dependent, but if implemented, the baseline structure must be as defined in this section.

# **10.1 Trigger Logic Overview**

The trigger logic is functionally split in three parts.

- Trigger Source logic.
- Trigger Control logic
- Trigger Action logic.

Figure 10.1 shows the functional overview of the trigger flow in the TCB.




Figure 10.1 TCB Trigger Processing Overview

# 10.1.1 Trigger Source Logic

A number of source events can be defined that cause a trigger to fire when the corresponding source condition is satisfied.

In this version of the TCB, three sources have been defined. These are the two trigger inputs *TC\_ChipTrigIn* and *TC\_ProbeTrigIn* (see 10.3 "TCB Trigger Input/Output Signals"), and the Debug Mode (DM) indication from the processor core. The input triggers are all rising-edge triggers, and the Trigger Source logic must convert the edge into a single cycle strobe to the Trigger Control logic.

# 10.1.2 Trigger Control Logic

Eight possible Trigger Control registers (*TCBTRIGx*,  $x=\{0..7\}$ ) are defined. Each of these registers controls a trigger fire mechanism. They can have each of the Trigger Sources as the trigger event and they can fire one or more of the Trigger Actions. This is defined in the Trigger Control register *TCBTRIGx* (see Section 8.12 "TCBTRIGx Register (Reg 16-23)").

# 10.1.3 Trigger Action logic

A number of possible trigger actions in this version of the TCB are:

- Two output trigger strobes, *TC\_ChipTrigOut* and *TC\_ProbeTrigOut*. These are explained in 10.3 "TCB Trigger Input/Output Signals".
- The TF6 trace format as information output into trace memory. This is explained in Section 8.12 "TCBTRIGX Register (Reg 16-23)". Also see Section 10.2 "Simultaneous Triggers" below.
- The Start and End trigger actions. These are also explained in the sections pointed to above. Earlier revisions of the PDtrace architecture (prior to revision 6.00) defined a center trigger action. This trigger action is no longer defined.

# **10.2 Simultaneous Triggers**

Two or more triggers can fire simultaneously. The resulting behavior depends on trigger action set for each of them, and whether they should produce a TF6 trace information output or not. There are two groups of trigger actions: Prioritized and OR'ed.

# **10.2.1 Prioritized Trigger Actions**

For prioritized simultaneous trigger actions, the trigger control register which has the lowest number takes precedence over the higher numbered *TCBTR/Gx* registers. The oldest trigger takes precedence over everything.

The following trigger actions are prioritized when two or more *TCBTR/Gx* registers fire simultaneously:

- Trigger Start and End type triggers (*TCBTR/Gx<sub>Type</sub>* field set to 00 or 01), which will assert/deassert the *TCBCONTROLB<sub>EN</sub>* bit.
- Triggers which produce TF6 trace information in the trace flow (TCBTR/Gx<sub>Trace</sub> bit is set).

Regardless of priority, the  $TCBTR/Gx_{TR}$  bit is set when the trigger fires, even if the trigger action was suppressed. If the trigger is set to only fire once (the  $TCBTR/Gx_{FO}$  bit is set), then the suppressed trigger action will not be possible until after  $TCBTR/Gx_{TR}$  is written 0.

If a Trigger action is suppressed by a higher priority trigger, then the read value, when the  $TCBTR/Gx_{TR}$  bit is set, for the  $TCBTR/Gx_{Trace}$  field will be 0 for suppressed TF6 trace information actions. The read value in the  $TCBTR/Gx_{Type}$ field for suppressed Start/End/ triggers will be 11. This indication of a suppressed action is sticky. If any of the two actions (Trace and Type) are ever suppressed for a multi-fire trigger (the  $TCBTR/Gx_{FO}$  bit is zero), then the read values in  $TCBTR/Gx_{Trace}$  and/or  $TCBTR/Gx_{Type}$ , are set to indicate a suppressed action.

# 10.2.2 OR'ed Trigger Actions

The simple trigger actions CHTro, PDTro and CTATrg from each *TCBTR/Gx* register's action logic, are effectively OR'ed together to produce the final trigger. For example, one or more expected trigger strobes on *TC\_ChipTrigOut* can disappear. External logic should therefore not rely on counting of strobes to predict a specific event unless simultaneous triggers are known not to occur.

# 10.3 TCB Trigger Input/Output Signals

Two sets of trigger input/outputs are defined on the TCB. One set is defined to be chip internal, and the other set is defined to be part of the probe interface. Table 10.1 shows the TCB signal names, and the related probe pin name for the probe trigger signals.

TCB pin name	Probe pin name	Description
TC_ChipTrigIn	N/A	Rising edge trigger input. The source should be on-chip. The input is considered async. I.e. double registered in the TCB.
TC_ChipTrigOut	Single cycle (relative to core clock) high strobe, trigger output. The target is supposed to be an on-chip unit.	
TC_ProbeTrigIn	TR_TRIGIN	Rising edge trigger input. The source should be the Probe Trigger input. The input is considered async. I.e. double registered in the TCB.
TC_ProbeTrigOut	TR_TRIGOUT	Single cycle (relative to probe clock <i>TC_ProbeClk</i> ) high strobe, trigger output. The target is supposed to be the Probes Trigger output.

Table 10.1 TCB Trigger input and output

# Implementation-Specific PDtrace<sup>™</sup> Enhancements for MIPS32® 74K<sup>™</sup> Cores

# A.1 Tracing the 74K to Show Pipeline Details and Execution Inefficiencies

The 74K core implements PDtrace revision 06.00 and higher. A bit in the trace control register specifies that 74K-specific trace information will be included in the trace stream. This is bit 28 in TraceControl and bit 28 in TCBCONTROLA. Setting this bit to a value of 1 implies that the 74K-specific tracing, that is described in this section, will be output into the trace stream.

The following 74K-specific inefficiencies are traced to determine the cause of lost performance. This information is encoded into an expanded version of the INSCOMP field of TF2, TF3, and TF4. The field is expanded by one bit, and the expanded encodings identify potential performance bottlenecks. This increases the length of TF2, TF3 and TF4 by one bit.

- "Load/store cache miss information (INSCOMP=1000)
- "Branch/return mispredict information (INSCOMP=1001) •
- "Replay (load consumer or branch likely or cacheop) (INSCOMP=1010) •
- "Graduation stall due to backpressure (stall due to LSGB full and other) (INSCOMP=1011) ٠

The re-encoded INSCOMP field is illustrated in Table A.1. The updated versions of the three trace formats are described next.

Value	Mnemonic	Description
0000	NI	No instruction completed this cycle. A "No Instruction" can happen due to a pipeline stall or when the instruction was killed (due to an exception).
00001	Ι	Instruction completed this cycle
0010	IL	Instruction completed this cycle was a load
0011	IS	Instruction completed this cycle was a store
0100	IPC	Instruction completed this cycle was a PC sync. The IPC value is used for the periodic output of the full PC value for synchronization. The tracing hardware should ensure that this is not done on an unpredictable branch, load, or store instruction.
0101	IB	Instruction branched this cycle. The three encoding (101, 110, 111) for branched instruction indi- cates a discontinuity in the PC value for the associated instruction. Note that it is only when the new PC can not be predicted from the static program flow that it is traced.
0110	ILB	Instruction branched this cycle was a load
0111	ISB	Instruction branched this cycle was a store

Table A.1 Expanded Instruction Type Completion Indicator (InsComp)

Value	Mnemonic	Description				
1000	NI74_LSM	No instruction completed this cycle - 74K - Load/Store Miss				
1001	1001 NI74_BMP No instruction completed this cycle - 74K - Branch/return Mispredict					
1010	NI74_RPL	No instruction completed this cycle - 74K - Instruction Replay				
1011	NI74_GST	No instruction completed this cycle - 74K - Backpressure stall				
1100-1111	00-1111 - Reserved for future use					

 Table A.1 Expanded Instruction Type Completion Indicator (InsComp) (Continued)

# A.1.1 Updated Trace Format 2 (TF2) for 74K-specific Information

If bit 28 in TraceControl (if trace is being controlled by software), or bit 28 in *TCBControlA* (if trace is being controlled through a probe) is set on a 74K core, TF2 is expanded by 1 bit. The two variants of TF2 in their expanded form are shown below. The difference between the regular TF2 and the expanded TF2 is the extra bit in the InsComp field.

Figure A.1 Expanded TF2 (Trace Format 2 Single-Pipe)

InsComp 1 0	5 2	1	0	
	InsComp	1	0	]

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im) and to tag an instruction that might be a function call or return (Fcr). These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF2 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told whether these bits are present. This impacts other formats well, and will be discussed in each sub-section separately. The two optional bits of the TF2 format are shown in Figure A.2.

# Figure A.2 Expanded TF2 with Optional Bits (Trace Format 2 Single-Pipe)

7 6 5	2	1 0
Im $\begin{bmatrix} Fc \\ r \end{bmatrix}$ I	nsComp	1 0

# A.1.2 Trace Format 3 (TF3)

If bit 28 in TraceControl (if trace is being controlled by software), or bit 28 in *TCBControlA* (if trace is being controlled through a probe) is set on a 74K core, TF3 is expanded by 1 bit. The two variants of TF3 in their expanded form are shown below. The difference between the regular TF3 and the expanded TF3 is the extra bit in the InsComp field. The expanded TF3 may be either 28 or 44 bits wide, depending on whether 16 or 32 bits is specified by the *TCBCONTROLA<sub>ADW</sub>* field. (See 8.1 "TCBCONTROLA Register").

27(43)		12	11	10	9 7	7	6 3	2	1	0
	AD		TMode	TEn d	ТТуре		InsComp	0	0	0

#### Figure A.3 Expanded TF3 (Trace Format 3 Single-Pipe)

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im) and to tag an instruction that might be a function call or return (Fcr). These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF3 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told whether these bits are present. This impacts other formats well, and will be discussed in each subsection separately. The two optional bits of the TF3 format are shown in Figure A.4.

# Figure A.4 Expanded TF3 with Optional Bits (Trace Format 3 Single-Pipe)

(45)									
29 28 27		12	11	10	9 7	6 3	2	1	0
Im Fc r	AD		TMode	TEn d	ТТуре	InsComp	0	0	0

Revision 6.00 (and higher) of the PDtrace specification introduces the ability to trace performance counter values. If this feature is enabled by the user, this information is traced through TF3, which can be optionally augmented by one bit. This version of the TF3 format is shown in Figure A.5. If the PCV bit is set to one, reconstruction software must interpret the AD bits of the format as the value of the performance counter. In addition, the TType must be set to DT, and TEnd must be set to zero.

# Figure A.5 Expanded TF3 with Optional Performance Counter and other bits (Trace Format 3 Single-Pipe)

(46)																
30	29	28	27				12	11	10	9	7	6	3	2	1	0
PCV	Im	Fcr			AD			TMode	TEnd	ΤŢ	ype	InsCo	mp	0	0	0

# A.2 Updated TF4 to Handle 74K<sup>™</sup> Core-Specific DataOrder and Inefficiency Information

The 74K core can have up to 21 outstanding loads and many other store operations in the system at any given time, hence the 4 bits currently being used in trace format TF4 is inadequate. Hence TF4 will be redone to use an additional fifth bit for the DataOrder field.

If bit 28 in TraceControl (if trace is being controlled by software), or bit 28 in *TCBControlA* (if trace is being controlled through a probe) is set on a 74K core, TF4 is expanded by 1 bit. The two variants of TF4 in their expanded form are shown below. The difference between the regular TF4 and the expanded TF4 is the extra bit in the InsComp field.

#### A.2 Updated TF4 to Handle 74K<sup>™</sup> Core-Specific DataOrder and Inefficiency Information

The TF4 format is shown in Figure A.6. TF4 covers the case when TType[2:0] is set to **DT** and TEnd is set to 1, that is, the last cycle of the current data trace. This is shown in Figure A.6, where the pattern on bits [9:6] distinguishes TF4 from TF3. Bits [8:6] are equal to  $001_2$  for a *Type[2:0]* value of **DT** and bit 9 has a value of 1 for *TEnd*.

Note that the TF4 format will be used for the last cycle of both Load and Store Data transmission, a small inefficiency.

PDtrace revision 06.00 and higher introduces an alteration to the number of bits needed for the DataOrder field. Since the 74K core can have up to 21 outstanding memory transactions, the original TF4 format with 4 bits for DataOrder would not suffice. Hence, if the core type is identified to be a 74K implementation, the TF4 format is recognized as shown in the figures in this section.

#### Figure A.6 TF4 (Trace Format 4 Single-Pipe)

31(47)	16	15	11	10	9	8	7	6	5 3	2	1	0
AD		DataOrder	r	TMode	1	1	0	0	InsComp	0	0	0

# Figure A.7 Expanded TF4 (Trace Format 4 Single-Pipe)

32(48)	17	16	12	11	10	9	8	7	6 3	2	1	0
AD		DataO	rder	TMode	1	1	0	0	InsComp	0	0	0
											-	

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im), load/store data misses(LSm), and to tag an instruction that might be a function call or return (Fcr). Therefore, TF4 can optionally be augmented by three bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told if these 3 bits are present. The optional bits of TF4 are shown in Figure A.8. For non-coherent MIPS cores, only this format includes the LSm bit, that is the bit that indicates a possible load/store data cache miss. This is because a data miss is associated with the transmitted data rather than the instruction that caused the miss.

#### Figure A.8 TF4 with Optional Bits (Trace Format 4 Single-Pipe)

(50) 34	33	32	31(47)		16	15	11	10	9	8	7	6	5	3	2	1	0
LSm	Im	Fcr		AD		Dat	taOrder	TMode	1	1	0	0	InsCom	p	0	0	0

(51) 35	34	33	32(48)	17	16 12	11	10	9	8	7	6 3	2	1	0
LSm	Im	Fcr	AD		DataOrder	TMode	1	1	0	0	InsComp	0	0	0

Figure A.9 Expanded TF4 with Optional Bits (Trace Format 4 Single-Pipe)

# A.3 Tracing 74K<sup>™</sup> Core in Cycle Accurate Mode

The 74K core can graduate zero, one, or two instructions in any given cycle. When tracing normally, that is, not in cycle-accurate mode, the stream of graduated instructions that are traced cannot be tracked back to whether or not any pair graduated together, or how many cycles apart they graduated. This is the typical behavior for other cores as well, with the exception that most other cores do not graduate two instructions in any given cycle. Hence, it is not necessary to do anything differently for the 74K core in this regard.

If cycle-accurate tracing is used, it is assumed that all graduation slots, whether empty or not, are traced with NI or some other InsComp value. In this case, the assumption made is that graduation slot0 and slot1 are traced in that order.

# A.4 Compressing Addresses in TF3 and TF4

The 74K implementation of the PDtrace architecture includes an additional optimization that allows the use of 16-bit addresses, even when the ADW bit (bit 23 in *TCBControlA*) is set to 1, indicating a 32-bit address/data value width. If an address can be represented in 16 bits, the TF3 and TF4 formats are shortened to their 16-bit data variants. This is indicated by using a TMode value of 0 to indicate a delta value for the address. If the address cannot be represented in 16 bits (i.e., it requires 32 bits), TMode is set to 1 in the TF3 and TF4 formats.

# PDtrace<sup>™</sup> Enhancements for Coherent Processing Systems

# **B.1 Tracing a Coherent Subsystem**

Memory operations in a coherent multiprocessor system can involve more than a single processor core and memory, since cache subsystems of other processors in the coherence domain must participate in coherent read and write transactions. In addition, each valid block of memory in a local processor cache can now be in one of multiple states (Modified, Exclusive, Shared, or in case of a MOESI protocol, Owned). Since each coherent transaction can involve one of two paths (get data from memory, or get data from another processor), the latency of the operation is not fixed. Finally, the coherence system as implemented by MIPS Technologies, and defined in OCP v3.0 introduces a new port, known as an 'intervention port' that deals with coherence requests from other processors that can affect the state of local cache lines. The coherence system introduces a new hardware block called the 'Coherence Manager' (CM) which is a system block responsible for queueing, ordering, processing and responding to all memory requests.

# **B.1.1 Trace Requirements**

Trace data is gathered at each core and at the coherence manager. This data must then be combined together to recreate an execution trace. There are two primary operations at the core that are affected by coherence - load/store instruction execution, and memory port transactions. It is useful to trace main memory port transactions, since this provides a method of establishing a global order of memory instructions (by correlating a memory instruction with its main port transaction in case of a miss, and finally the request being serialized at the CM). To allow post-processing software to correlate CPU transactions with their corresponding CM transactions, we use a small identifier called the coherent synchronization ID (COSId) to synchronize transactions that is periodically updated to allow software to align transactions. The first CPU and CM transactions to use the new COSID are used to align transactions. There is sufficient detail in a trace to enable the reconstruction of program execution across multiple coherent cores. For performance debugging, timing information is collected to help determine potential bottlenecks in the system. It is possible to trace a coherent (or other) request as it is processed by the system, gathering information about the transaction type, cache hit/miss status, etc. Tracing support allows a user to gather different levels of detail from the CM. The CM is connected to a set of CPUs and IO devices and the user can selectively trace transactions that belong to only some of those cores or IO devices (applicable for external interface tracing).

#### **B.1.1.1 Gathering Subsets of Trace Data**

To reduce the information that a user must examine to find potentially interesting behavior, it is possible to trace only a subset of trace data from various sources<sup>1</sup>. The table below describes trace data subsets at various sources.

<sup>&</sup>lt;sup>1</sup> This can also be used to reduce off-chip bandwidth requirements, but that is not the primary intent.

Source	Trace Subset Options	Source	Trace Subset Options
Core	Trace All Instructions	CM - RQU	Trace Request
	Trace All Memory Instructions		Trace Request + Address
	Trace Instructions that Miss in the I-Cache		Trace Request + Stall Information
	Trace Instructions that Miss in the D-Cache		Trace Request + Address + Stall Information
Memory Instruc-	Trace Address + Data	CM - IVU	Trace Request
tions	Trace Address Only		Trace Request + Stall Information

# **Table B.1 Coherent Trace Subset Options**

# **B.1.1.2 Synchronizing CPU and Coherent Interconnect Trace Messages**

To synchronize CPU trace messages with those gathered from the coherent interconnect, the new identifier (COSId) is added in the core trace block. The COSId is included in trace messages from the core and is sent to the coherent interconnect for inclusion in trace messages. Each core maintains an independent COSId, and trace messages from the coherent interconnect always hold the COSId of the originating core. The COSId is updated periodically when a load or store miss occurs at the processor. The first CPU trace message using the new COSId corresponds to the first CM message that will use the new COSId, thus providing reconstruction software an exact point at which the two traces match. Using this match point, other trace messages from the CPU and CM can be correlated. PDtrace supports periodic synchronization messages in the form of PC syncs or TMOAS records (A PC sync is a TMOAS record with a SYNC value of 1). The new COSIds will be updated at most as frequently as the CPU sends out a PC sync/TMOAS record, with the added restriction that the COSId cannot be updated unless a miss occurs. Thus, the CPU can send out multiple PC syncs without updating the COSId, if no load/store misses occur during that time.

If PC tracing is disabled, then the COSId will be incremented when the synchronization counters within the core expires.

In case of overflow at the core, a new PC sync message must be sent. At the same time, the COSId must be updated (so long as there is a corresponding cache miss). In case of overflow at the CM, a signal must be sent back to all CPUs in the system requesting new COSIds. Figure B-1 illustrates the use of the COSId.




Figure B-1 COSId - Creation, Correlation, and Updates

# **B.2 CM Trace Formats**

Trace data can have two sources within the CM: the serialization response handler (SRH) or the Intervention Unit (IVU). The SRH uses two trace formats (CM\_TF1, CM\_TF2), and the IVU uses one format (CM\_TF3). One trace format (CM\_TF4) is used to indicate that overflow has occurred. The first one to four bits of a trace packet can be used to determine the packet type.

# B.2.1 CM Trace Format 1

When request addresses are not being traced, the CM\_TF1 trace format, shown in Figure B-2 and Figure B-3, is used. If the *TLev* field in *TCBControlD* (or *CMTraceControl*) is set to 1, each packet also includes the SRH\_WaitTime field. The packet width varies from 14 bits (trace level 0) to 22 bits (trace level 1). Trace reconstruction software must determine the total packet length by examining the appropriate control bits in the *TCBControlD* or *CMTraceControl* register.

#### Figure B-3 CM Trace Format 1 (CM\_TF1) - Trace Level 1

# B.2.2 CM Trace Format 2

When request addresses are being traced, the CM\_TF2 trace format, shown in Figure B-4 and Figure B-5, are used. Since each core sets the lowest three address bits to zero, only address bits [31:3] are traced. If the *TLev* field in *TCBControlD* (or *CMTraceControl*) is set to 1, each packet also includes the SRH\_WaitTime field. The packet width varies from 45 bits (trace level 0) to 53 bits (trace level 1). Trace reconstruction software must determine the total packet length by examining the appropriate control bits in *TCBControlD* or the *CMTraceControl* register.

#### Figure B-4 CM Trace Format 2 (CM\_TF2) - Trace Level 0

44 10	6 15 13	12	8	7	6	5	3	2	1	0
Address[31:3]	AddrTarg	MCmd		COS	SId	SrcPort		1	0	0

#### Figure B-5 CM Trace Format 2 (CM\_TF2) - Trace Level 1

2

# B.2.3 CM Trace Format 3 (CM\_TF3)

Trace data from the IVU uses the CM\_TF3 trace format, shown in Figure B-6 and Figure B-7. If the trace level (*TLev* in *TCBControlD* or *CMTraceControl*) is set to 1, each packet also includes two additional fields (WaitTime and Stall-Cause). Each packet is 18 bits (trace level 0), or 29 bits (trace level 1). The SCF field indicates if a Store Conditional Failed, and the SCC field indicates if a Store Conditional was cancelled. Trace reconstruction software must determine the trace level being used by examining the *TCBControlD* or *CMTraceControl* register.

#### Figure B-6 CM Trace Format 3 (CM\_TF3) with Trace Level 0

17	7	16	15	13	31	12	7	6	5	4	2	1	0	
SC	CCS	SCF	Intv	Resul	t	RespBV		CC	SId	SrcPort		1	0	

Figure B-7	CM Trace Format 3	(CM TF3	) with Trace Level 1

# B.2.4 CM Trace Format 4 (CM\_TF4)


If the *CM\_IO* (Inhibit Overflow) bit is not set, it is possible for trace packets to be lost if internal trace buffers are filled. The CM indicates trace buffer overflow by outputting a CM\_TF4 packet. Regular packets resume after the CM\_TF4 packet. The coherence manager must also resynchronize with all cores by requesting a new COSId.

3	2	1	0
1	0	0	0

Figure B-8 CM TF\_4 - Overflow Format

# **B.3 Consolidating Trace Information**

The coherence manager and each core in the system can generate trace data. This data must be passed through some hardware block (the 'Funnel') that merges it into a single output stream and sends it to the user. A block diagram is given below:



The Funnel must allow the user control over which sources contribute to the final trace data being sent to the on-chip trace buffer or an external probe. For example, it should be possible to disable tracing data from the CM while gathering data from Core0 and Core1. Since each load/store miss can be traced at the core and the CM, this provides one possible method to determine execution order. Each message from the CM can act as a synchronization point for instruction execution at CPUs. Some external software that is aware of the potentially different clock domains under which the CPUs and the CM operate must be used to establish execution order.

# **B.4 On-Chip Trace Memory**

On-chip trace memory is supported in coherent cores that implement revision 6.10 and higher of the PDtrace architecture. This memory is shared by all processor cores and the coherence manager and is accessed as previously defined in the PDtrace architecture specification via the *TCBTW* register.

The on-chip trace memory is controlled by *TCBControl* registers *TCBControlB* and *TCBControlE*. These registers are within a JTAG TAP controller known as the TraceMaster. The TraceMaster is implemented outside of the processor cores. The TraceMaster is hosted within the Coherence Manager.

These on-chip trace memory control registers are also accessible through the CM GCR space. These GCR registers give software a view of the TraceMaster TAP registers. These GCR registers include:

- TCBControlB described in this Appendix.
- *TCBControlD* describe in this Appendix.
- TCBControlE described in this Appendix.
- *TCBConfig* described in Section 8.7 on page 92.
- TCBRDP described in Section 8.9 on page 95.
- *TCBWRP* described in Section 8.10 on page 95.
- *TCBSTP* described in Section 8.11 on page 96.
- *TCBTW* described in Section 8.8 on page 94.

# **B.4.1 CM PDTrace TCB ControlB Register**

*TCBControlB* is changed from the single-CPU version by only implementing the necessary bits which control the on-chip trace buffer.

Fie	lds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
WE	31	Write Enable. Only when set to 1 will the other bits be written in <i>TCBCONTROLB</i> . This bit will always read 0.	R	0	Required	
Impl	30:28	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.		Undefined	Optional	
TWSrc- Width	27:26	Used to indicate the number of bits used in the source field of the Trace Word, this is a configuration option of the core that cannot be modified by software. 00 - zero source field width 01 - two bit source field width 10 - four bit source field width 11 - reserved for future use	R	Preset	Required for PDtrace revi- sions 4.00 and higher	
REG	25:21	Register select: This field specifies the register, (one among the set of registers in Table 8.2) that can be accessed through the <i>TCBDATA</i> register.	R/W	0	Required	
WR	20	The write register field, when set, allows the register selected by the REG field to be written as well as read when <i>TCBDATA</i> is accessed. Otherwise, the selected register is only read. Note that a JTAG register cannot be only written, it is always read and written. Therefore, a register that has a side-effect on read (see Table 8.13 "TCBRDP Register Field Descriptions") will have the same side-effect when written, since a read also happens on a write. Hence, it is specified that when this field is set, it is implementation- dependent whether a side-effect of a read will occur when writing.	R/W	0	Required	

#### Table B.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008)

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	19,17	Read as Zero. Writes ignored. Must be written with a value of 0x0.	R	0	Reserved
TRPAD	18	Trace RAM access disable bit, disables program software access to the on-chip trace RAM using load/store instructions. If probe access is not provided in the implementation, then this register bit must be tied to zero value to allow software to con- trol access.	R	0	Required after revision 06.00 and higher
		The affected registers are <i>TCBTW</i> <sup>*</sup> , <i>TCBRDP</i> , <i>TCBWP</i> , <i>TCBSTP</i> . None of these registers are writable when <i>TRPAD</i> is set. Reads to <i>TCBTW</i> <sup>*</sup> return zero with no side-effects when <i>TRPAD</i> is set.			
RM	16	Read on-chip trace memory. When written to 1, the read address-pointer of the on-chip memory in register <i>TCBRDP</i> is set to the value held in <i>TCBSTP</i> . Subsequent access to the <i>TCBTW</i> register (through the <i>TCBDATA</i> register), will automatically increment the read pointer in register <i>TCBRDP</i> after each read. When the write pointer is reached, this bit is automatically reset to 0, and the <i>TCBTW</i> register will read all zeros. Once set to 1, writing 1 again will have no effect. The bit is reset by setting the <i>TR</i> bit or by reading the last Trace word in <i>TCBTW</i> .	R/W	0	Required if on-chip memory exists. Otherwise reserved.
TR	15	Trace memory reset. When written to one, the address pointers for the on-chip trace memory <i>TCBSTP</i> , <i>TCBRDP</i> and <i>TCBWRP</i> are reset to zero. Also the <i>RM</i> and <i>BF</i> bits are reset to 0. This bit is automatically reset back to 0, when the reset speci- fied above is completed.	R/W1	0	Required if on-chip memory exists. Otherwise reserved.
BF	14	Buffer Full indicator that the TCB uses to communicate to external software that the on-chip trace memory is full. Note that this applies only in the situation that the on-chip trace memory is being deployed in the <b>trace-from</b> and <b>trace-to</b> mode. This bit is cleared when writing a 1 to the <i>TR</i> bit	R	0	Required if on-chip memory exists. Otherwise reserved.

# Table B.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008) (Continued)

Fie	lds				Read /	Reset	
Name	Bits	_	Description		Write	State	Compliance
TM	13:12		ld determines how the trace n simple-break control in the P		R/W	0	Required if on-chip memory exists. Otherwise
		ТМ	Trace Mode				reserved.
		00	Trace-To				
		01	Trace-From				
		10	Reserved				
		11	Reserved				
		In Trace-From mode the point that the core ory is full (when the start pointer address) In both cases, de-asse stop fill to the trace m If a <i>TCBTRIGx</i> trigge ing, then this field sh	erting the <i>EN</i> bit in this registenemory. The control register is used to stoud be set to Trace-To mode				
0	11	Read as Zero. Writes 0x0.	ignored. Must be written wit	h a value of	R	0	Reserved
CR	10:8	core clock to the off- clock-ratio encoding <b>Remark:</b> For examp slow down of the Pro one data packet is sen packet is sent on even	Writing this field, sets the ra- chip trace memory interface of is shown in Table 8.5 on page le, a clock ratio of 1:2 implies be interface clock to the core at per core clock rising edge, ry edge of the Probe interface orks in double data rate (DDI	elock. The e 84. s a two times clock. But, while a data clock, since	R/W	100	Required if off-chip trace interface exists. Otherwise reserved.

# Table B.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008) (Continued)

Fie	lds										
Name	Bits	_	D	escr	iptic	on			Read / Write	Reset State	Compliance
Cal	7	Calibrate off-chip trace interface. If set, the off-chip trace pins will produce the following pattern in consecutive trace clock cycles. If more than 4 data pins exist, the pattern is replicated for each set of 4 pins. The pattern repeats from top to bottom until the <i>Cal</i> bit is de-asserted. Calibrations pattern $3 \ 2 \ 1 \ 0$							R/W	0	Required if off-chip trace interface exists. Otherwise reserved.
				0	0	0	0				
				1	1	1	1				
			4 bits	0	0	0	0				
			This pattern is replicated for every 4 bits of <i>TR_DATA</i> pins.	1	1 0	1	0				
			for e	1	0	0	0				
			cated ATA p	0	1	0	0				
			i is replicated for 6 of TR_DATA pins.	0	0	1	0				
			ern is of	0	0	0	1				
			s patt	1	1	1	0				
			This	1	1	0	1				
				1	0	1	1				
				0	1	1	1				
		Note: The clock	source of	the T	СВ а	and P	'IB m	ust be running.			
0	6:2	Read as Zero. W 0x0.	rites igno	red. N	Aust	be w	ritten	with a value of	R	0	Reserved.
OfC	1	If set to 1, trace i If not set, trace i This bit is read of	nfo is sent	to or	n-chij	p mei	mory.		R/W	Preset	Required
EN	0	Enable Trace Me	emory Wr	ites.					R/W	0	Required
		or written into the erated and sent to The target of the When set to "0", ignored. A poter	When set to "1", trace information is sampled on the output pins or written into the on-chip trace memory. Trace Words are gen- erated and sent to either on-chip memory or to the Trace Probe. The target of the trace is selected by the <i>OfC</i> bit. When set to "0", trace information on the output trace pins are ignored. A potential TF6-stop (from a stop trigger) is generated as the last information, and the TCB pipe-line is flushed, and								

# Table B.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008) (Continued)

# **B.4.2 CM PDTrace TCB ControlE Register**

Similarly, *TCBControlE* is also modified from the single-core version to only have the status bits related to the onchip trace buffer.

#### **B.4.2.1 TCBCONTROLE Register**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	31:9	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved
TrIDLE	8	Trace Unit Idle. This bit indicates if the trace hardware is currently idle (not processing any data). This can be useful when switching control of trace from hardware to software and vice versa. The bit is read-only and updated by the trace hardware.	R	1	Required after revision 06.00 and higher
0	7:0	Reserved for future use. Must be written as zero; returns zero on read. (Hint to architect: reserved for future expan- sion of performance counter trace events).	0	0	Reserved

Table B.3 TCBCONTROLE Register (GCR\_DB\_PD\_TCBCONTROLE Offset 0x0020)

# **B.5 Software Control of Coherence Manager Trace**

As previously described, the Coherence Manager itself can generate trace information. Software control of this trace information is enabled through the *TCBControlD* register in the GCR register space (Debug Control Block, offset 0x0010). A coherent core that implements revision 6.00 and above of the PDtrace architecture also provides software access to the *TCBControlD* register via drseg.

	Figure B.9 TCBControID Register Format																						
31	26	25	24	23	22	21	20	19	18	17	16	15	12	11	8	7	6	5	4	3	2	1	0
					Impl	_						Rese	erved	T Src		WB	0	ю	TI	Lev	AE	Global _CM_ En	CM_ En

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
Impl	31:16	Reserved for implementations. Check core documentation.		Undefined	Optional	
Reserved	15:13	Reserved for future use. Must be written as 0, and read as 0.	0	0	Required	
TWSrcVal	11:8	The source ID of the CM.	0	0	Required	
WB	7	When this bit is set, Coherent Writeback requests are traced. If this bit is not set, all Coherent Writeback requests are sup- pressed from the CM trace stream.	R/W	0	Required	
Reserved	6	Reserved for future use. Must be written as 0, and read as 0.	0	0	Required	

#### Table B.4 TraceControlD Register Field Descriptions

Fiel	ds				Read /	Reset	
Name	Bits		Description		Write	State	Compliance
IO	5		n CM FIFO full condition. Will progress can be made	stall the	R/W	Undefined	Required
TLev	4:3	This defines the cuing.	rrent trace level being used by C	CM trac-	R/W	Undefined	Required
		Encodi g	n Meaning				
		00	No Timing Information	=			
		01	Include Stall Times, Causes				
		10	Reserved				
		11	Reserved				
AE	2		ress tracing is always enabled for output from the serialization unit		R/W	0	Required
Global_CM_ En	1	Setting this bit to 1 the CM_EN bit is a	enables tracing from the CM as lso enabled.	s long as	R/W	0	Required
CM_EN	0	zero, tracing from	race enable switch to the CM. V the CM is always disabled. Whe bled whenever the other enabling	en set to	R/W	0	Required

Table B.4 TraceControlD Register Field Descriptions (Continued)
---

# **B.6 Trace-Master TAP Instruction Register**

Table B.5 shows the allocation of the TAP instructions for the TraceMaster. The TraceMaster is the entity which controls the PDTrace Trace-Buffer memory. The TraceMaster is hosted by the Coherence Manager.

Code	Instruction	Function
All 0's	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x01	IDCODE	Selects Device Identification (ID) register.
0x02	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x03	IMPCODE	Selects Implementation register - only EJTAGVer field implemented.
0x04 - 0x07	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x08	Not Used	Instructions using this code are ignored.
0x09	Not Used	Instructions using this code are ignored.
0x0A	CONTROL	Selects EJTAG Control register - only Rocc, Doze & Halt fields imple- mented - these reflect the status of the Coherence Manager.
0x0B	ALL	Selects EJTAG Control registers.
0x0C	Not Used	Instructions using this code are ignored.
0x0D	Not Used	Instructions using this code are ignored.
0x0E	Not Used	Instructions using this code are ignored.
0x0F	(EJTAG reserved)	Reserved for future EJTAG use.
0x10	Not Used	
0x11	TCBCONTROLB	Controls what to do with trace outputs from CPU cores. <b>FDT</b> , <b>TLSIF</b> , <b>TWSrcVal</b> , <b>CA fields not implemented</b> .
0x12	TCBDATA	Used to access the registers specified by the <i>TCBCONTROLB<sub>REG</sub></i> field and transfers data between the TAP and the TCB control register. <b>TCBConfig</b> ( <b>TRIG, PiN fields</b> ) and <b>TCBTRIGX registers not implemented.</b>
0x13	Not Used	Instructions using this code are ignored.
0x14	Not Used	Instructions using this code are ignored.
0x15	TCBCONTROLD	Controls what trace outputs come from the Coherence Manager.
0x16	TCBCONTROLE	Gives status of the trace buffer. Performance Counter related fields are implemented only if the Coher- ence Manager has its own Performance Counters which can be traced.
0x17	Not Used	Instructions using this code are ignored.
0x18 - 0x1B	(EJTAG reserved)	Reserved for future EJTAG use.
0x1C - All 1's	(Free for other use)	Free for other use, such as JTAG boundary scan.
All 1's	BYPASS	Select Bypass register.

Within the table above, the text in **bold** represents differences between the TraceMaster instruction register with the instruction registers of the TAP controllers associated with the processor cores.

The following table shows the EJTAG commands as implemented by the other non-TraceMaster Processor instruc-

Code	Instruction	Function
All 0's	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x01	IDCODE	Selects Device Identification (ID) register.
0x02	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x03	IMPCODE	Selects Implementation register
0x04 - 0x07	(Free for other use)	Free for other use, such as JTAG boundary scan.
0x08	ADDRESS	Selects Address register
0x09	DATA	Selects Data register
0x0A	CONTROL	Selects EJTAG Control register
0x0B	ALL	Selects the Address, Data and EJTAG Control registers.
0x0C	EJTAGBOOT	Makes the processor fetch code from the debug exception vector after reset.
0x0D	NORMALBOOT	Makes the processor execute the reset handler after reset
0x0E	FASTDATA	Selects the Data and FastData registers.
0x0F	(EJTAG reserved)	Reserved for future EJTAG use.
0x10	TCBCONTROLA	Selects the control register TCBTraceControl in the Trace Control Block
0x11	TCBCONTROLB	Selects another trace control block register. Only WE, TWSrcWidth, REG, WR, FDT, TLSIF, TWSrcVal, CA, EN fields implemented.
0x12	TCBDATA	Used to access the registers specified by the <i>TCBCONTROLB<sub>REG</sub></i> field and transfers data between the TAP and the TCB control register. <b>Only TCB-Config (TRIG, PiN fields) and TCBTRIGX implemented.</b>
0x13	TCBCONTROLC	Selects another trace control block register
0x14	PCSample	Selects the PCsample register
0x15	Not Used.	Instructions using this code are ignored.
0x16	TCBCONTROLE	Selects another trace control block register.
0x17	FDC	Selects Fast Debug Channel.
0x18 - 0x1B	(EJTAG reserved)	Reserved for future EJTAG use.
0x1C - All 1's	(Free for other use)	Free for other use, such as JTAG boundary scan.
All 1's	BYPASS	Select Bypass register.

Table B.6 Non-TraceMaster Processor TAP Instruction Overview

tion registers.

Within the table above, the text in **bold** represents differences between the SMP Processor Non-TraceMaster instruction register with the instruction registers of the TAP controllers associated with an uni-processor core.

Please refer to **MD00047** - **MIPS® EJTAG Specification** for the full description of these EJTAG commands and registers.

# B.7 Multiprocessor Memory-Mapped Access to PDtrace<sup>™</sup> Control and On-Chip Trace RAM

PDtrace specification revision 06.00 and higher provides mechanisms by which PDtrace can be controlled entirely through software and the on-chip trace memory can be accessed directly by software using load and store instructions. Access is provided by mapping most TCB registers to drseg space, which then allows software to access these registers in debug mode. Since these TCB registers are now memory mapped, they are available to all CPUs in the system as well as to the EJTAG probe while in debug mode.

For multiprocessor systems, there might be multiple CPUs which are designated to control trace output through these memory mapped TCB registers. For systems in which there are multiple entities that can control trace at a system-wide level, it is recommended that a software semaphore to be used to give exclusive access to the trace memory registers to only one "trace master" at a time. This software semaphore can also be used by the EJTAG probe to arbitrate for this "trace master" role along with the designated CPUs.

Appendix C

# Implementation-Specific PDtrace<sup>™</sup> Enhancements for MIPS32® 1004K<sup>™</sup> Revision 1.2.0 and Older Cores

# C.1 On-Chip Trace Memory

NOTE: This section only applies to 1004K Releases 1.2.0 (PRID Revision Field = 0x28) and older. For 1004K Release 1.3.0 (PRID Revision Field = 0x2c) and newer, please refer to Appendix B, "PDtrace<sup>TM</sup> Enhancements for Coherent Processing Systems" on page 122.

On-chip trace memory is supported in coherent cores that implement revision 6.10 and higher of the PDtrace architecture. This memory is shared by all processor cores and the Coherence Manager and is accessed as previously defined in the PDtrace architecture specification via the *TCBTW* register.

To ensure consistent read/write behavior, the *Trace\_Master\_CoreID* field in the *PDtrace\_Master\_Select\_Register* within the shared GCR address space is used to grant on-chip memory access to a single core. Read/Write requests from other cores (via drseg or via the TAP controller) are ignored.

Register Field	S		Read/	Reset	
Name	Bits	Description	Write	State	Compliance
0	[31:5]	Read as Zero. Writes ignored.	R	0x0	Reserved
Trace_Select_GCR	[4]	Used to select between the EJTAG and GCR trace control registers. A value of zero indicates that the CM PDTrace is controlled by the EJTAG <i>TBCCONTROLD</i> register associated with the core selected by the <i>Trace_Master_CoreID</i> field. A value of one indicates that the CM PDTrace is controlled by the <i>CM Trace Control</i> register.	R/W	0x0	Required
Trace_Master_CoreID	[3:0]	CM Port ID that controls PDTrace Configuration when Trace_Select_GCR field is zero. Also selects which CM Port ID is allowed to read or write the following registers: GCR_DB_TCBTW GCR_DB_TCBRDP GCR_DB_TCBWRP GCR_DB_STP GCR_DB_TCBCONTROLB GCR_DB_TCBCONTROLE GCR_DB_PDT_CONTROL GCR_DB_TCBConfig	R/W	0x0	Required

#### Table C.1 CM PDTrace Master Select Register

Also within the GCR space are the registers necessary to control the shared on-chip trace memory and report its status. These registers include:

- TCBControlB
- TCBControlE
- TCBConfig
- TCBRDP
- TCBWRP
- TCBSTP
- TCBTW

Access to these registers is controlled by *PDtrace\_Master\_Select\_Register*<sub>Trace\_Master\_CoreID</sub> as previously described.

# C.1.1 CM PDTrace TCB ControlB Register

NOTE: This section only applies to 1004K Releases 1.2.0 (PRID Revision Field = 0x28) and older. For 1004K Release 1.3.0 (PRID Revision Field = 0x2c) and newer, please refer to Appendix B, "PDtrace<sup>TM</sup> Enhancements for Coherent Processing Systems" on page 122.

*TCBControlB* is changed from the single-CPU version by only implementing the necessary bits which control the onchip trace buffer.

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
WE	31	Write Enable.Only when set to 1 will the other bits be written in <i>TCBCONTROLB</i> .This bit will always read 0.	R	0	Required
Impl	30:28	This field is reserved for implementations. Refer to the processor specification for the format and definition of this field.		Undefined	Optional
0	27:17	Read as Zero. Writes ignored. Must be written with a value of 0x0.	R	0	Reserved
RM	16	<ul> <li>Read on-chip trace memory.</li> <li>When written to 1, the read address-pointer of the on-chip memory in register <i>TCBRDP</i> is set to the value held in <i>TCBSTP</i>.</li> <li>Subsequent access to the <i>TCBTW</i> register (through the <i>TCBDATA</i> register), will automatically increment the read pointer in register <i>TCBRDP</i> after each read.</li> <li>When the write pointer is reached, this bit is automatically reset to 0, and the <i>TCBTW</i> register will read all zeros.</li> <li>Once set to 1, writing 1 again will have no effect. The bit is reset by setting the TR bit or by reading the last Trace word in <i>TCBTW</i>.</li> </ul>	R/W	0	Required if on-chip memory exists. Otherwise reserved.

# Table C.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008)

Fie	elds			Read /	Reset	
Name	Bits	_	Description	Write	State	Compliance
TR	15	trace memory <i>TCBS</i> to zero. Also the RM	, the address pointers for the on-chip <i>TP, TCBRDP</i> and <i>TCBWRP</i> are reset 1 and BF bits are reset to 0. ally reset to 0 when the reset specified	R/W1	0	Required if on-chip memory exists. Otherwise reserved.
BF	14	external software that Note that this applies trace memory is bein <b>trace-to</b> mode.	that the TCB uses to communicate to at the on-chip trace memory is full. s only in the situation that the on-chip ng deployed in the <b>trace-from</b> and hen writing a 1 to the TR bit.	R	0	Required if on-chip memory exists. Otherwise reserved.
ТМ	13:12		eld determines how the trace memory the simple-break control in the r stop trace.	R/W	0	Required if on-chip memory exists. Otherwise
		ТМ	Trace Mode			reserved.
		00	Тгасе-То			
		01	Trace-From			
		10	Reserved			
		In Trace-To mode, th continuously wrappi Words, as long as the In Trace-From mode from the point that th trace memory is full same as the start poi In both cases, de-ass also stop fill to the tr If a <i>TCBTR/Gx</i> trigg tracing, then this fiel	ne on-chip trace memory is filled, ng around, overwriting older Trace ere is trace data coming from the core. e, the on-chip trace memory is filled ne core starts tracing until the on-chip (when the write pointer address is the nter address). erting the EN bit in this register will race memory. er control register is used to start/stop d should be set to Trace-To mode.		-	
0	11	Read as Zero. Writes value of 0x0.	s ignored. Must be written with a	R	0	Reserved
CR	10:8	the core clock to the clock. The clock-rationage 84. <b>Remark:</b> For examplify times slow down of the clock. But, one data edge, while a data particular to the state of the sta	b. Writing this field, sets the ratio of off-chip trace memory interface io encoding is shown in Table 8.5 on ble, a clock ratio of 1:2 implies a two the Probe interface clock to the core packet is sent per core clock rising acket is sent on every edge of the k, since the Probe interface works in DR) mode.	R/W	100	Required if off-chip trace interface exists. Otherwise reserved.

# Table C.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008) (Continued)

Fie	ds								Read /	Reset	
Name	Bits	-	D	)escr	iptic	on			Write	State	Compliance
Cal	7	Calibrate off- If set, the off- pattern in con data pins exis pins. The patt bit is de-asser	chip trace secutive to t, the patte ern repeat	pins race c ern is	will p lock replie	cycle cated	s. If a for e	more than 4 ach set of 4	R/W	0	Required if off-chip trace interface exists. Otherwise reserved.
				Cali	bratio	ns pat	tern				
				3	2	1	0				
				0	0	0	0				
				1	1	1	1				
			its	0	0	0	0				
			y 4 b	0	1	0	1				
			ever.	1	0	1	0				
			d for V pins	1	0	0	0				
			This pattern is replicated for every 4 bits of TR_DATA pins.	0	1	0	0				
			TR	0	0	1	0				
			ern is of	0	0	0	1				
			patte	1	1	1	0				
			This	1	1	0	1				
				1	0	1	1				
				0	1	1	1				
		Note: The clo ning.	ck source					must be run-			
0	6:2	Read as Zero. value of 0x0.	Writes ig	nored	l. Mu	st be	writt	en with a	R	0	Reserved
OfC	1	If set to 1, trac pins. If not set, trac This bit is rea exists.	e info is s	ent to	on-c	hip n	nemo	ry.	R/W	Preset	Required
0	0	Read as Zero. value of 0x0.	Writes ig	nored	l. Mu	st be	writt	en with a	R	0	Reserved

# Table C.2 PDTrace TCBCONTROLB Register (GCR\_DB\_TCBControlB Offset 0x0008) (Continued)

# C.1.2 CM PDTrace TCB ControlE Register

NOTE: This section only applies to 1004K Releases 1.2.0 (PRID Revision Field = 0x28) and older. For 1004K Release 1.3.0 (PRID Revision Field = 0x2c) and newer, please refer to Appendix B, "PDtrace<sup>TM</sup> Enhancements for Coherent Processing Systems" on page 122.

Similarly, *TCBControlE* is also modified from the single-core version to only have the status bits related to the onchip trace buffer.

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	31:9	Reserved for future use. Must be written as zero; returns zero on read.	0	0	Reserved
TrIDLE	8	Trace Unit Idle. This bit indicates if the trace hardware is currently idle (not processing any data). This can be useful when switching control of trace from hardware to software and vice versa. The bit is read-only and updated by the trace hardware.	R	1	Required after revision 06.00 and higher
0	7:0	Reserved for future use; Must be written as zero; returns zero on read. (Hint to architect: Reserved for future expan- sion of performance counter trace events).	0	0	Reserved

Table C.3 TCBCONTROLE Register (GCR\_DB\_PD\_TCBCONTROLE Offset 0x0020)

# C.2 Software Control of Coherence Manager Trace

NOTE: This section only applies to 1004K Releases 1.2.0 (PRID Revision Field = 0x28) and older. For 1004K Release 1.3.0 (PRID Revision Field = 0x2c) and newer, please refer to Appendix B, "PDtrace<sup>TM</sup> Enhancements for Coherent Processing Systems" on page 122.

As previously mentioned, the Coherence Manager itself can generate trace information. Software control of this trace information is enabled through the *CMTraceControl* register in the GCR register space (Debug Control Block, offset 0x0010). This register is very similar to the *TCBControlD* register and is described below. A coherent core that implements revision 6.00 and above of the PDtrace architecture also provides software access to the *TCBControlD* register via drseg.

Figure C-1 CMTraceControl Register Format

31	26	25	24	23	22	21	20	19	18	17	16	15	12	11	8	7	6	5	4	3	2	1	0
					Impl							Rese	rved	TV Src <sup>3</sup>	W Val	WB	0	ю	TL	.ev	AE	SW_ Trace _ON	CM_ En

Fie	lds		Read /	Reset			
Name	Bits	s Description		State	Compliance		
Impl	31:16	Reserved for implementations. Check core documentation		Undefined	Optional		

Field	ds		Read /	Reset	
Name	Bits	 Description	Write	State	Compliance
Reserved	15:13	Reserved for future use. Must be written as 0, and read as 0	0	0	Required
TWSrcVal	11:8	The source ID of the CM.	0	0	Required
WB	7	When this bit is set, Coherent Writeback requests are traced. If this bit is not set, all Coherent Writeback requests are sup- pressed from the CM trace stream	R/W	0	Required
Reserved	6	Reserved for future use. Must be written as 0, and read as 0	0	0	Required
ΙΟ	5	Inhibit Overflow on CM FIFO full condition. Will stall the CM until forward progress can be made	R/W	Undefined	Required
TLev	4:3	This defines the current trace level being used by CM tracing.EncodingMeaning00No Timing Information01Include Stall Times, Causes10Reserved11Reserved	R/W	Undefined	Required
AE	2	When set to 1, address tracing is always enabled for the CM. This affects trace output from the serialization unit of the CM.	R/W	0	Required
SW_Trace_ ON	1	Setting this bit to 1 enables tracing from the CM as long as the <i>CM_EN</i> bit is also enabled.	R/W	0	Required
CM_EN	0	This is the master trace enable switch to the CM. When zero, tracing from the CM is always disabled. When set to one, tracing is enabled whenever the other enabling func- tions are also true.	R/W	0	Required

Table C.4 CMTraceControl Register Field Descriptions (Continued)

Appendix D

# Implementation-Specific PDtrace<sup>™</sup> Enhancements for the MIPS32® 1074K<sup>™</sup> Cores

# D.1 Tracing the 1074K to Show CPU Pipeline Details and Execution Inefficiencies

The 1074K core implements PDtrace revision 06.00 and higher.

The following 1074K-specific inefficiencies are traced to determine the cause of lost performance. This information is encoded into an expanded version of the INSCOMP field of TF2, TF3, and TF4. The field is expanded by one bit, and the expanded encodings identify potential performance bottlenecks. This increases the length of TF2, TF3 and TF4 by one bit.

- "Load/store cache miss information (INSCOMP=1000)
- "Branch/return mispredict information (INSCOMP=1001)
- "Replay (load consumer or branch likely or cacheop) (INSCOMP=1010)
- "Graduation stall due to backpressure (stall due to LSGB full and other) (INSCOMP=1011)

The re-encoded INSCOMP field is illustrated in Table D.1. The updated versions of the three trace formats are described next.

Value	Mnemonic	Description
0000	NI	No instruction completed this cycle. A "No Instruction" can happen due to a pipeline stall or when the instruction was killed (due to an exception).
00001	Ι	Instruction completed this cycle
0010	IL	Instruction completed this cycle was a load
0011	IS	Instruction completed this cycle was a store
0100	IPC	Instruction completed this cycle was a PC sync. The IPC value is used for the periodic output of the full PC value for synchronization. The tracing hardware should ensure that this is not done on an unpredictable branch, load, or store instruction.
0101	IB	Instruction branched this cycle. The three encoding (101, 110, 111) for branched instruction indi- cates a discontinuity in the PC value for the associated instruction. Note that it is only when the new PC can not be predicted from the static program flow that it is traced.
0110	ILB	Instruction branched this cycle was a load
0111	ISB	Instruction branched this cycle was a store
1000	NI74_LSM	No instruction completed this cycle - 1074K - Load/Store Miss

 Table D.1 Expanded Instruction Type Completion Indicator (InsComp)

Value	Mnemonic	Description
1001	NI74_BMP	No instruction completed this cycle - 1074K - Branch/return Mispredict
1010	NI74_RPL	No instruction completed this cycle - 1074K - Instruction Replay
1011	NI74_GST	No instruction completed this cycle - 1074K - Backpressure stall
1100-1111	-	Reserved for future use

Table D.1 Expanded Instruction Type Completion Indicator (InsComp) (Continued)


# **D.1.1 Extending Trace Formats**

Every existing trace format that includes an INSCOMP field (TF2, TF3, TF4) is expanded by another bit (Cm). This bit is only valid if the INSCOMP type is IL, ILB, IS or ISB and is used to indicate if the load was a cache miss—a zero implies that the instruction was a cache hit, and a one implies that the instruction was a cache miss. For all other INSCOMP types, the extra bit is present but holds no valid information. If a load instruction generates an extra bit value of one, a TF8 message may be generated; if the extra bit value is zero, a TF8 will not be generated.

# D.1.2 Updated Trace Format 2 (TF2) for 1074K-specific Information

The following figure shows the Updated TF2 format with the 4 bit InsComp field and the Cm bit.

#### Figure D.1 Expanded TF2 (Trace Format 2 Single-Pipe)



Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im) and to tag an instruction that might be a function call or return (Fcr). These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF2 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told whether these bits are present. This impacts other formats well, and will be discussed in each sub-section separately. The two optional bits of the TF2 format are shown in Figure D.2.

# Figure D.2 Expanded TF2 with Optional Bits (Trace Format 2 Single-Pipe)

8	7	6	5 2	1	0	_
Im	Fc r	Cm	InsComp	1	0	

# D.1.3 Trace Format 3 (TF3)

The following figure shows the Updated TF3 format with the 4 bit InsComp field and the Cm bit. The expanded TF3 may be either 29 or 45 bits wide, depending on whether 16 or 32 bits is specified by the  $TCBCONTROLA_{ADW}$  field. (See 8.1 "TCBCONTROLA Register").

28(44)	13	12	11	10 8	7	6 3	2	1	0
AD		TMod e	TEn d	ТТуре	Cm	InsComp	0	0	0

#### Figure D.3 TF3 (Trace Format 3 Single-Pipe)

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im) and to tag an instruction that might be a function call or return (Fcr). These are fundamental properties that could impact most instructions in the stream that are represented by a non-zero InsComp value. Therefore, TF3 can optionally be augmented by two bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told whether these bits are present. This impacts other formats well, and will be discussed in each subsection separately. The two optional bits of the TF3 format are shown in Figure D.4.

# Figure D.4 TF3 with Optional Bits (Trace Format 3 Single-Pipe)

	(45)												
30	29	28		13	12	11	10	8	7	6 3	2	1	0
Im	Fcr		AD		TMod e	TEn d	ТТуре	;	Cm	InsComp	0	0	0

Revision 6.00 (and higher) of the PDtrace specification introduces the ability to trace performance counter values. If this feature is enabled by the user, this information is traced through TF3, which can be optionally augmented by one bit. This version of the TF3 format is shown in Figure D.5. If the PCV bit is set to one, reconstruction software must interpret the AD bits of the format as the value of the performance counter. In addition, the TType must be set to DT, and TEnd must be set to zero.

#### Figure D.5 Expanded TF3 with Optional Performance Counter and other bits (Trace Format 3 Single-Pipe)

(47) 31 30 29 28	1	13 12	2 1 <sup>.</sup>	1	10	8	7	6	3	2	1	0
PCV Im Fcr	AD	TM	ode TE	En d	ТТуре	:	C m	InsCom	ıp	0	0	0

# D.2 Updated TF4 to Handle 1074K<sup>™</sup> Core-Specific DataOrder and Inefficiency Information

The 74K core can have up to 21 outstanding loads and many other store operations in the system at any given time, hence the 4 bits currently being used in trace format TF4 is inadequate. Hence TF4 will be redone to use an additional fifth bit for the DataOrder field.

The TF4 format is shown in Figure D.6. TF4 covers the case when TType[2:0] is set to **DT** and TEnd is set to 1, that is, the last cycle of the current data trace. This is shown in Figure D.6, where the pattern on bits [9:6] distinguishes TF4 from TF3. Bits [8:6] are equal to  $001_2$  for a *Type[2:0]* value of **DT** and bit 9 has a value of 1 for *TEnd*.

#### D.2 Updated TF4 to Handle 1074K<sup>™</sup> Core-Specific DataOrder and Inefficiency Information

Note that the TF4 format will be used for the last cycle of both Load and Store Data transmission, a small inefficiency.

PDtrace revision 06.00 and higher introduces an alteration to the number of bits needed for the DataOrder field. Since the 1074K core can have up to 21 outstanding memory transactions, the original TF4 format with 4 bits for DataOrder would not suffice. Hence, if the core type is identified to be a 74K implementation, the TF4 format is recognized as shown in the figures in this section.

Figure D.6	Expanded TF4	(Trace Format 4	Single-Pipe)
------------	--------------	-----------------	--------------

33(49)	18 17	13	12	11	10	9	8	7	6 3	2	1	0
AD	DataOr	der	TMod e	1	1	0	0	Cm	InsComp	0	0	0

Revision 4.00 (and higher) of the PDtrace specification introduces the ability to trace instruction fetch misses (Im), and to tag an instruction that might be a function call or return (Fcr). There is also a legacy LSm bit from the 74K, but that functionality as been taken over by the Cm bit. Therefore, TF4 can optionally be augmented by three bits to trace out this information. These bits are optional and only traced when specifically requested by the user. Hence, the trace reconstruction software must be told if these 3 bits are present. The optional bits of TF4 are shown in Figure D.7.

#### Figure D.7 TF4 with Optional Bits (Trace Format 4 Single-Pipe)

(52) 36	35	34	33(49)	18	17	13	12	11	10	9	8	7	6 3	2	1	0
LSm	Im	Fcr	AD		Dat	aOrder	TMod e	1	1	0	0	C m	InsComp	0	0	0

### D.2.1 T8 - New Trace Format

For load instructions that are treated as potential cache misses (extra bit value of 1 with corresponding INSCOMP), and for all other LSU operations, a TF8 message can potentially be generated. Any instruction that generates a data bus transaction is required to generate a TF8. To minimize bandwidth usage, instructions that do not generate a bus transaction (typically cache hits) do not generate any additional trace information. However, to allow reconstruction software to correlate cache miss indicators in the trace stream with the instruction completion indicators in the trace stream, these instructions must be explicitly accounted for. To simplify this process, LSU operations are divided into three categories: loads, stores, and "other" operations. Each category has an associated 8-bit counter, which counts the number of cache hits for that category since the last cache miss. This counter is reset to 0 when a miss occurs or if the counter saturates.

Details of Trace Format 8 (TF8) are shown in Figure D.8. COSId represents the coherent synchronization ID. The BT field indicates whether or not a bus transaction has occurred. If BT is zero, no bus transaction has occurred, and the TF8 is being used to indicate a counter overflow (the COSId value is undefined in this case). If BT is one, a bus transaction was generated for a cache miss, and the corresponding counter must be reset. The L field is used to indicate load instructions. If L is 0, the instruction is not a load, if L is 1, the TF8 corresponds to a load instruction. The S field is used to indicate store instructions. If S is 0, the instruction is not a store; if S is 1, the TF8 corresponds to a store instruction. If L and S are zero, the instruction is a non-load/store LSU operation. L and S can never be 1 in the same TF8. For TF8, TType is 4, TMode is 0 and TEnd is 1. To reduce bandwidth consumption, it is recommended that no TF8 be generated by a core when the coherent interconnect is not tracing transactions (i.e., if the coherent intercon-

nect tracing is turned off globally, or only for that particular core). In addition, a TF8 should only be generated for an instruction that has an instruction completion message traced.

27 26	25	18	17	16	15	14	13	12	11	10	9	7	6 3	2	1
CosID	Counter[7:0]		BT	S	L	0	0	0	TMode	TEnd	ТТуре	;	InsComp	0	0

Figure D.8 TF8 (Trace Format 8)

Each TF8 message corresponds to one of the three LSU instruction categories. The category is explicitly identified by the values of the L and S fields. If a counter reaches its maximum count value, the maximum value is sent out in a TF8, along with appropriate values for the L and S fields to identify which counter has saturated. It is possible for a counter to saturate at the same time as a miss. This can be determined by examining the BT bit—in case of a miss, the BT bit must be 1.

# **D.3 Coherency Manager Tracing**

The Content of this Section has been moved to Appendix B, "PDtrace<sup>TM</sup> Enhancements for Coherent Processing Systems" on page 122. The reason for this is that both the 1004K and 1074K products lines now share the same access method (the Trace-Master JTAG TAP controller) for the PDtrace control registers.

To support correlation of transactions in coherent systems, the 1074K implementation of the PDtrace architecture includes a mechanism to trace a coherent synchronization ID (COSId) for every instruction that causes a data bus transaction (see Section B.1.1.2 "Synchronizing CPU and Coherent Interconnect Trace Messages").

# Implementation-Specific PDtrace<sup>™</sup> Enhancements for MIPS32<sup>®</sup> proAptiv<sup>™</sup> Cores

# E.1 Tracing the proAptiv to Show Pipeline Details and Execution Inefficiencies

The implementation bits denoting PDtrace version are the same as that of 74K. Bit 28 in *TraceControl* and bit 28 in *TCBCONTROLA* are set.

## E.1.1 More pipeline conditions reflected in InsComp

The following proAptiv-specific inefficiencies are traced to determine the cause of lost performance. This information is encoded into an expanded version of the INSCOMP field of TF2, TF3, and TF4. The field is expanded by one bit, and the expanded encodings identify potential performance bottlenecks. This increases the length of TF2, TF3 and TF4 by one bit.

- "Load/store cache miss information (INSCOMP=1000)
- "Branch/return mispredict information (INSCOMP=1001)
- "Replay (load consumer or branch likely or cacheop) (INSCOMP=1010)
- "Graduation stall due to backpressure (stall due to LSGB full and other) (INSCOMP=1011)

The re-encoded INSCOMP field is illustrated in Table E.1.

Value	Mnemonic	Description
0000	NI	No instruction completed this cycle. A "No Instruction" can happen due to a pipeline stall or when the instruction was killed (due to an exception).
00001	Ι	Instruction completed this cycle
0010	IL	Instruction completed this cycle was a load
0011	IS	Instruction completed this cycle was a store
0100	IPC	Instruction completed this cycle was a PC sync. The IPC value is used for the periodic output of the full PC value for synchronization. The tracing hardware should ensure that this is not done on an unpredictable branch, load, or store instruction.
0101	IB	Instruction branched this cycle. The three encoding (101, 110, 111) for branched instruction indi- cates a discontinuity in the PC value for the associated instruction. Note that it is only when the new PC can not be predicted from the static program flow that it is traced.
0110	ILB	Instruction branched this cycle was a load
0111	ISB	Instruction branched this cycle was a store

 Table E.1 Expanded Instruction Type Completion Indicator (InsComp)

MIPS® PDtrace<sup>™</sup> Specification, Revision 7.50

Value	Mnemonic	Description
1000	NI74_LSM	No instruction completed this cycle - proAptiv - Load/Store Miss
1001	NI74_BMP	No instruction completed this cycle - proAptiv - Branch/return Mispredict
1010	NI74_RPL	No instruction completed this cycle - proAptiv - Instruction Replay
1011	NI74_GST	No instruction completed this cycle - proAptiv - Backpressure stall
1100	IF	2 Instructions were bonded and completed together
1101	IBF	2 bonded instructions completed, the first one was a branch target (if PC is traced, the PC value corresponds to the older of the two instructions)
1110	IPCF	PC sync on a bonded instruction
1111	-	Reserved for future use

Table E.1 Expanded Instruction Type Completion Indicator (InsComp) (Continued)

## E.1.2 Updated TF4 to handle proAptiv higher number of outstanding loads

The proAptiv core can handle more outstanding load and stores than the 74K. The 5-bit Data-order field that was previously used for the 74K is thus inadequate. For this reason, the Data-order field within TF4 is widened to 6 bits. The register field TCBCONTROLC<sub>NumDO</sub> is fixed at 2'b10 to reflect this 6-bit field.

#### Figure E.1 Expanded TF4

33(49)	18	17	12	11	10	9	8	7	6 3	2	1	0
AD		DataOrder	; '	TMode	1	1	0	0	InsComp	0	0	0

#### E.1.3 Updated TMOAS to handler proAptiv higher number of outstanding loads

The proAptiv core can handle more outstanding load and stores than the 74K. The 1-bit EPL field within the TMOAS trace record that was previously used for the 74K is thus inadequate. For this reason, the EPL field with the TMOAS trace record is widened to 2 bits.

19	16	15	14	13	12	11	10	8	7		0
PendL		SY NC	EF	۶L	ISA	AM	PO	М		ASID	

Fi	elds				
Name	Bits			Description	
PendL	19:16	field indic ber of loa the next la missions IPC signa Note that whether of accompar meantime ignored (a store insta store insta will only	is valid only cates the numb ds is zero, ther oad instruction are from store al was sent. a sync happer or not there is hying TMOAS e, any data sen at trace start o ructions that h	when SYNC is 1, see below. When SYNG per of outstanding loads at the IPC cycle. In all data transmission TDs after that are in the at which point counting is restarted. Su instructions which could not complete b has with an InsComp value of IPC. Dependent data buffered up internally waiting to be a may not be sent until several cycles late to be the inbetween the IPC and the TMOAS read r after an overflow) since this belongs to appened before the sync. Now, if there are seen the IPC and the TMOAS, then the data the TMOAS is transmitted, since they wo S.	If the num- gnored until ch TD trans- efore the ding on sent out, the r. In the cord may be load and e any load or a for this
SYNC	15		this record wa	s sent when the ASID, POM, or ISAM cl s sent for a synchronization event.	nanged.
EPL	14:13	bit 13 is 1	l, the PendL fi , the PendL fie	endL field is to be interpreted as (PendL + endL is to be interpreted as (PendL + 16). Veld is interpreted by itself. This is introduced by itself.	When both
ISAM	12:11	Instructio	on Set Archited	ture Mode	
			Value	In Architecture Mode	
			00	MIPS32	
			01	MIPS64	1
			10	MIPS16e/microMIPS32 from MIPS32 mode	
			01	MIPS16e/microMIPS64 from MIPS64 mode	
РОМ	10:8	Program	Operating Mo	de	
	10.0	Valu		Description	
		000		$\overline{\text{Mode (EXL} = 0, \text{ ERL} = 0)}$	
		000		on Mode (EXL = $0$ , EKL = $0$ )	
		010	-	$\frac{1}{10000000000000000000000000000000000$	
		01	-		
		100		sor Mode	
		10	-		
		110	0 Reserve	d	
		11	1 Reserve	d	

Table E.2 A TMOAS Trace Record Field Descriptions	Table E.2 A TMOAS	Trace Recor	rd Field Description	s
---	-------------------	-------------	----------------------	---

Fie	lds	
Name	Bits	Description
ASID	7:0	The ASID of the current process. If the processor does not implement the standard TLB-based MMU, this field is always traced as a zero because the <i>EntryHi</i> register, and hence the ASID, is not defined.

Table E.2 A	TMOAS	Trace	Record	Field	Descriptions
-------------	-------	-------	--------	-------	--------------

# **Tracing Multi-Issue and High Performance Processors**

This section of the PDtrace specification is now designated as an Appendix, because it is no longer clear if this method for tracing multi-issue pipelines is useful and will ever be implemented. This method may be deprecated from the specification in a future release.

# F.1 Background on High Performance Processors

This section addresses the tracing needs of multi-issue pipeline processors and describes a mechanism that allows a workable and efficient tracing of program execution on such processors. The features of high performance processors are not, in general, very suitable for effectively tracing the sequential execution of a program. Such processor features include, but are not limited to:

- Superscalar or multi-issue
- Aggressive, out-of-order dynamic scheduling with large fetch and issue windows
- Deep pipelines
- Multi-latency pipelines
- Multiple outstanding load misses

A processor that is designed to issue multiple instructions, and, moreover, out of order from the original program sequence, will also implement what is typically known as the re-order buffer. This re-order buffer and its control logic is responsible for putting the issued instructions back in-order (of the original program sequence). There is a stage in the pipeline when instructions are graduated from the re-order buffer, i.e., the point where it is certain that the instruction will not stop due to an exception (or any other reason), and can proceed to completion. This graduation of instructions from the re-order buffer is done in program sequence.

There are several things to note here. First, the graduated instructions have not completed their execution and will proceed to do so further in the pipeline; for example, the register write-back of the computed result of an arithmetic instruction will happen later in the pipeline. The second thing to note is that, typically, the number of graduating instructions will not exceed the number of issue slots of the processor. But the number can vary from a minimum of zero up to the number of issue slots at the front of the pipe, plus the number of load miss completions from the bus and cache units, etc.

# F.2 Basic Tracing Methodology

The trace methodology described in this document proposes that instructions be traced at the point of graduation. It is recommended that a number of instructions be simultaneously traced, and that the recommended number is the number of issue slots of the processor—let us call this the "number of instruction trace slots". It is possible that in some cycles the number of graduating instructions is greater than the number of instruction trace slots. In these cases, the processor's trace control logic must buffer the instruction(s) that could not be traced earlier, and trace them at the

beginning of the next cycle, still maintaining the program sequence order. Note that the size of such a buffer need not be very large, because over time the number of issued instructions will equal the number of graduated instructions. The size of this buffer can be calculated based on the maximum number of instructions that can graduate from the reorder buffer on any given cycle, and this number is based on the processor's pipeline depth and other pipeline-related factors.

All the signals marked "Out" are signals output from the processor core and represent the activity of a single instruction within the core. Most of these signals need to be duplicated as many times as the number of instruction trace slots within the core. Signals that must be duplicated are shown in Table G.1 also with signal names appended with a "\_n", where n is used to designate the instruction trace slot number. For example, a two-issue core can trace two instructions and use InsComp\_0 and InsComp\_1 to represent the completion status values of two simultaneously graduating instructions. If only one instruction graduates on any given cycle, then InsComp\_1 has a value of 000. When no instruction graduates on a given cycle, then both InsComp\_0 and InsComp\_1 have 000 values.

The same example code fragment from before is shown in Table F.1 and this table shows the graduation cycle of each instruction and the number of the instruction trace slot that actually traces that instruction. This example assumes a simple two-issue processor that allows up to one load/store instruction per issue and one branch instruction per cycle.

Instr No.	PC	Instruction	Graduation Cycle	Slot Number
1	0x00400188	SW \$6, 0xe170(\$1)	n+0	0
2	0x0040018c	SW \$4, 0xb134(\$28)	n+1	0
3	0x00400190	SW \$5, 0xb130(\$28)	n+2	0
4	0x00400194	SW \$0, 0x1c(\$29)	n+3	0
5	0x00400198	JAL 0x418d9c	n+4	0
6	0x0040019c	OR \$30, \$0, \$0	n+4	1
7	0x00418d9c	NOP	n+5	0
8	0x00418da0	JR \$31	n+5	1
9	0x00418da4	NOP	n+6	0
10	0x004001a0	JAL 0x411c40	n+7	0
11	0x004001a4	NOP	n+7	1
12	0x00411c40	JR \$31	n+8	0
13	0x00411c44	NOP	n+8	1
14	0x00414adc	LW \$4, 0xb134(\$28)	n+9	0
15	0x00414ae0	BEQ \$14, \$0, 0x414af8	n+9	1
16	0x00414ae4	ADDIU \$29, \$29, 0xffe0	n+10	0
17	0x00414af8	OR \$7, \$0, \$0	n+10	1
18	0x00414afc	NOP	n+11	0
19	0x00414b00	ADDU \$6, \$6, \$2	n+11	1
20	0x00414b04	OR \$7, \$2, \$0	n+12	0
21	0x00414b08	SLTU \$1, \$2, \$1	n+12	1

Table F.1 Example Code Fragment Showing the Graduation Cycle and Trace Bus Number

# F.3 Coordinating Instruction Completion Trace with Address/Data Trace

When an instruction is traced on a particular instruction trace slot, say using InsComp\_k, then all other information for that instruction is sent on the signals of the "k"<sup>th</sup> instruction trace slot. For example, the address and data, if any, associated with that instruction is sent on the same slot. Thus, once an instruction begins its trace life on a particular instruction trace slot, it must complete its life on the same slot. The exception to this occurs when the data is not immediately available. In this situation, the data can be sent on any of the slots that is temporarily free and hence chosen by the processor to send that data. See F.4 "Out-of-Order Loads and Stores in the Multi-Pipe Core".

The process of identifying the data associated with particular instructions has been simplified by making it a requirement that all the data associated with instructions traced on the same cycle be in lock-step. Specifically, all the data associated with instructions that are traced together on the different InsComp\_n are such that their end points (i.e., the last data cycle) are synchronized to be traced together. This requirement makes it easier for an external block to sequence all the data operations into the program sequence. An example that illustrates this behavior is shown in Figure F.1.

Figure F.1 An Example Showing the Coordination of Instructions and Their Data (1) (2) **Program Sequence** InsComp\_0 InsComp\_1 cycle **ILBa ILBa** ILb n ILb ISc ILd n+1 ISc ILd

(3)					
Cycle	TType_0	TType_1	TEnd_0	TEnd_1	Comments
m+0	TPCa1	NT	0	х	
m+1	TPCa2	NT	1	х	
m+2	TLAa1	NT	0	х	
m+3	TLAa2	TLAb1	1	1	
m+4	TDa1	TDb1	0	0	
m+5	TDa2	TDb2	1	1	completion of all TType transfers for instructions traced in cycle n
m+6	TSAc1	NT	0	х	
m+7	TSAc2	TLAd1	1	1	
m+8	TDc1	TDd1	0	0	
m+9	TDc2	TDd2	1	1	completion of all TType transfers for instructions traced in cycle n+1

(4) Data in Program Sequence

TPCa1, TPCa2,
TLAa1, TLAa2,
TLAb1,
TDa1, TDa2
TDb1, TDb2
TSAc1, TSAc2
TLAd1
TDc1, TDc2
TDd1, TDd2

Figure F.1 shows four blocks of information. The first one (1) shows the instruction complete (InsComp) values in the program sequence. The second block (2) shows these values as they would be transmitted on the two instruction trace slots, i.e., InsComp\_0 and InsComp\_1. The third block (3) shows the TType and TEnd values for the two trace slots. Note that the data trace information for the instructions that were simultaneously traced on InsComp\_0 and InsComp\_1 are traced such that their TEnd is coordinated. For the InsComp values traced in cycle n (in block (2)), the data transmission ends in cycle m+5 (in block (3)). And for the InsComp values traced in cycle n+1 (in block (2)), the data transmission ends in cycle m+9 (in block (3)).

The external block reading the signals on the interface can then take the data values, and knowing the program sequence order (in block (1)), can put the data trace in order, as shown in block (4).

# F.4 Out-of-Order Loads and Stores in the Multi-Pipe Core

When a multi-pipe core needs to send out-of-order data, it uses the DataOrder signal just like the single-pipe core. When an out-of-order data is returned, it can be traced on any free slot, not necessarily the one that traced the corresponding instruction. This is because instruction tracing is sequentialized by the InsComp\_n order, and therefore the data can be associated with the correct instruction once the DataOrder value is known. Note that since the slots are implicitly ordered, for data transmissions that end on the same cycle, the data on TType\_k is before the data on TType\_k+1.

# F.5 Tagging Instructions that Issue Together

With the method of tracing graduating instructions in sequence, it is not possible to know which instructions issue together without additional information. This information might be invaluable to tune a code optimizer for high performance processors. In order to trace this information, the processor tags all the instructions that issue together, using the signal IssueTag\_n. This tag value is also traced out with each InsComp\_n value. A tag value of 6 bits is being initially proposed, assuming an issue window of about 64 instructions. Note that this tag information can be traced out of the TCB only if the user requires it, hence it will not incur bandwidth on the external pins unless there is a real need for this information. Thus, it is recommended that the TCB allow the external tracing of this information under user discretion.

## F.6 Miscellaneous

Tracing from each one of the multiple pipelines is controlled by the same set of bits, either in CP0 or in the TCB, as well be described in other chapters.

MIPS® PDtrace<sup>™</sup> Specification, Revision 7.50

When tracing is first started (or re-started after a break), InsComp\_0 is the first traced instruction in the static program image and this will output the TMOAS record and the full PC.

When there is a need for synchronization, the core can choose any InsComp\_n to send the TMOAS record and the full PC value, as long as these two are both done on the same instruction in the trace slot. Note that if load/store addresses are also being traced, then a full load/store address value is part of the synchronization tracing. This may not always be possible on the instruction chosen by the core. But these should be sent on the next sequential load/ store instruction. This is a situation that the external software has to take into account when recognizing synchronization transmissions in the multi-pipeline core or processor.

# PDtrace<sup>™</sup> Interface Signals (The Interface is now Deprecated as Architecture and this Chapter is here Solely for Historical Reasons)

All signals are assumed to be asserted high unless otherwise noted. The signal direction "Out" refers to a signal that is output from the processor core or coherence manager, and "In" signals are those that are input to the processor core or coherence manager. The "*PDO\_*" prefix to the signal names is used to uniquely identify the signals as belonging to the PDtrace Output interface. And the "*PDI\_*" prefix is used to identify the PDtrace Input signals. Signals that have been repeated in the "Signal Name" column with a "*\_n*" prefix are *PDO\_* signals that are to be duplicated for multi-issue processors.

# G.1 PDtrace<sup>™</sup> Core Interface Signal List

Signal Name	Direction	Description				
Pclk		Processor clock, used by the core and the trace control block.				
PDO_IamTracing	Out	The core uses this signal to validate all the other Out signals. The external trace control block cannot always predict if the trace data from the core is valid or not valid, since tracing depends on core execution status such as the processor mode and also since tracing can be controlled by software running on the core. This signal is used for all the _n signals, and is not duplicated.				
PDO_InsComp[2:0]	Out	Instruction con	npletion status signal. The values are interpreted as follows:			
PDO_InsComp_n[2:0]		Value	Description			
		000	No instruction completed this cycle (NI)			
		001	Instruction completed this cycle (I)			
		010	Instruction completed this cycle was a load (IL)			
		011	Instruction completed this cycle was a store (IS)			
		100	Instruction completed this cycle was a PC sync (IPC)			
		101	Instruction branched this cycle (IB)			
		110	Instruction branched this cycle was a load (ILB)			
		111	Instruction branched this cycle was a store (ISB)			
		tion was killed The three enco continuity in th when the new 1 traced. The IPC value nization. The th	ion" (NI) can occur due to a pipeline stall or when the instruc- (due to an exception). dings (101, 110, 111) for branched instruction indicates a dis- ne PC value for the associated instruction. Note that it is only PC cannot be predicted from the static program flow that it is is used for the periodic output of the full PC value for synchro- racing hardware should ensure that this is not done on an unpre- n, load, or store instruction.			
PDO_MIPS16 PDO_MIPS16_n	Out	<ul> <li>When asserted, this signal indicates that the current instruction specified in <i>PDO_InsComp</i> is a MIPS16e instruction. When de-asserted, the processor is not executing a MIPS16e instruction.</li> <li>This signal (along with the <i>PDO_MIPS16Ins</i> signal) is used by the TCB to compute the current PC value. Hence this is irrelevant externally and not traced to memory. Note that since external software has access to the program image, it can always know whether an instruction is a MIPS16e instruction or not.</li> <li>This is an optional signal for PDtrace specification revisions less than 03.00. This signal is only relevant if the processor also implements the MIPS16e ASE, and is not required otherwise. If a processor provides this signal, it is optional whether a TCB accepts this signal and uses it.</li> </ul>				

Table G.1 PDtrace<sup>™</sup> Core Interface Signals

	Direction	n Description				
PDO_MIPS16Ins[1:0] PDO_MIPS16Ins_n[1:0]	Out	type of MIP	accompanies the <i>PDO_MIPS16</i> signal and is used to indicate the S16e instruction. Like <i>PDO_MIPS16</i> this is optional, but must be d if <i>PDO_MIPS16</i> is implemented.			
		Value	Description			
		00	Is executing a MIPS16e instruction that is not a MACRO instruction and is not extended.			
		01	Is executing a MIPS16e instruction that is not a MACRO instruction and is extended.			
		10	Is executing a MIPS16e MACRO instruction.			
		11	Reserved			
PDO_AD[15:0] or PDO_AD[31:0] PDO_AD_n[15:0] or PDO_AD_n[31:0]	Out	<ul> <li>The address or data value is transmitted on this bus. The actual values must be correlated using the <i>PDO_TType</i> signal described below. It is recommended that a 64-bit processor core implement at least 32 bits for improved tracing capability.</li> <li>A multi-cycle transaction sends the least-significant bits first, followed by the more-significant bits.</li> <li>When the transmitted data width is less than the width of the bus, the data is transmitted on the least-significant bits of the bus. There is no necessity to indicate the validity since the post-analyzing software knows the width of the data. (For example, a LB implies one byte of data). The upper bits of the bus must be sign extended to allow the TCB to truncate the upper bits and hence avoid tracing unneeded bits to memory.</li> </ul>				
			s annoeded one to memory.			
PDO_TType[2:0] PDO_TType_n[2:0]	Out	-	e transmission type for the transaction on the PDO_AD lines. The			
	Out	Specifies the	e transmission type for the transaction on the PDO_AD lines. The			
	Out	Specifies the valid types a	e transmission type for the transaction on the <i>PDO_AD</i> lines. The re:			
	Out	Specifies the valid types a	e transmission type for the transaction on the PDO_AD lines. The tre: Description			
	Out	Specifies the valid types a Value 000	e transmission type for the transaction on the PDO_AD lines. The re:           Description           No transmission this cycle (NT)			
	Out	Specifies the valid types a Value 000 001	e transmission type for the transaction on the PDO_AD lines. The re:         Description         No transmission this cycle (NT)         Transmitting the PC (TPC)			
	Out	Specifies the valid types a Value 000 001 010	e transmission type for the transaction on the PDO_AD lines. The re:         Description         No transmission this cycle (NT)         Transmitting the PC (TPC)         Transmitting the load address (TLA)			
	Out	Specifies the valid types a Value 000 001 011 011	e transmission type for the transaction on the PDO_AD lines. The re:           Description           No transmission this cycle (NT)           Transmitting the PC (TPC)           Transmitting the load address (TLA)           Transmitting the store address (TSA)			
	Out	Specifies the valid types a va	e transmission type for the transaction on the PDO_AD lines. The re:         Description         No transmission this cycle (NT)         Transmitting the PC (TPC)         Transmitting the load address (TLA)         Transmitting the store address (TSA)         Transmitting the load/store data value (TD)         Transmitting the processor mode, the 8-bit ASID, and the SYNC bit. This is triggered by either a change in the processor mode, by a software write to the EntryHi register, or a trace synchronization operation. (TMOAS). If the processor does not implement the standard TLB-based MMU, it is         UNPREDICTABLE whether a write to the EntryHi register			

Table G.1 PDtrace<sup>™</sup> Core Interface Signals (Continued)

Signal Name	Direction	Description					
PDO_TEnd PDO_TEnd_n	Out	Indicates the last cycle of the current transaction on the <i>PDO_AD</i> bus. This signal can be asserted in the same cycle that a transaction is started, implying that the particular transaction only took one cycle to complete. In a multi-issue core, the <i>PDO_TEnd</i> signals are synchronized for all the <i>PDO_AD_n</i> transmissions associated with instructions that graduate together. See Section F.3 "Coordinating Instruction Completion Trace with Address/ Data Trace" on page 154 for details. In PDtrace revision 3.00 and higher, the processor is allowed to assert this sig- nal early if the tracing logic determines that the upper bits of the address or data being sent on the <i>PDO_AD</i> bus are redundant. For example, redundant upper sign bits may be omitted and software could easily reconstruct these bits. Note that the TCB must therefore be capable of accepting an early <i>PDO_TEnd</i> signal for any transmission type. This early assertion of <i>PDO_TEnd</i> is allowed for all the values of <i>PDO_TMode</i> .					
PDO_TMode PDO_TMode_n	Out		cates the transmissi le depends on the tr	ion mode for the bits transmitted on <i>PDO_AD</i> . The ransmission type.			
			PDO_TType	PDO_TMode			
		000 (NT)         Reserved           101 (TMOAS)					
		001 (TPC) 0 -> delta from last PC value 1 -> compression algorithm A (full address)					
		010 (TLA)0 -> delta from last data address of that type011 (TSA)1 -> compression algorithm B (full address)					
			100 (TD) 110 (TU1) 111 (TU2)	0 -> Reserved 1 -> compression algorithm C (full data)			

Table G.1 PDtrace<sup>™</sup> Core Interface Signals (Continued)

Signal Name	Direction	Description			
PDO_DataOrder[3:0] PDO_DataOrder_n[3:0]	Out	This signal is used to indicate the degree of out-of-order-ness of load and store data. Using this order value allows load and store data to be traced out as it becomes available, thus avoiding the need to internally buffer data. Note that only sixteen outstanding data values are allowed because of the limitation imposed by the signal width of 4 bits. This signal takes on the following values:			
		Value	Description		
		0000	data from oldest load/store instruction (is in-order)		
		0001	data from second-oldest load/store instruction		
		0010	data from third-oldest load/store instruction		
		0011	data from fourth-oldest load/store instruction		
		0100	data from fifth-oldest load/store instruction		
		0101	data from sixth-oldest load/store instruction		
		0110	data from seventh-oldest load/store instruction		
		0111	data from eighth-oldest load/store instruction		
		1000	data from ninth-oldest load/store instruction		
		1001	data from tenth-oldest load/store instruction		
		1010	data from eleventh-oldest load/store instruction		
		1011	data from twelfth-oldest load/store instruction		
		1100	data from thirteenth-oldest load/store instruction		
		1101	data from fourteenth-oldest load/store instruction		
		1110	data from fifteenth-oldest load/store instruction		
		1111	data from sixteenth-oldest load/store instruction		
PDO_TrigI[N:0]	Out	This vector indicates which of the N+1 implemented EJTAG hardware instruc- tion breakpoints caused a trigger. The instruction causing the trigger is indi- cated on the corresponding <i>PDO_InsComp</i> bus, if tracing has been turned on. Note that EJTAG restricts the maximum number of implementable hardware instruction breakpoints to 15.			
PDO_TrigD[N:0]	Out	This vector indicates which of the N+1 implemented EJTAG hardware data breakpoints caused a trigger. The instruction causing the trigger is not necessarily the one on the <i>PDO_InsComp</i> bus since data triggers may be imprecise. Note that EJTAG restricts the maximum number of implementable hardware data breakpoints to 15.			
PDO_TrigOn	Out	This bit is asserted if at least one trigger in <i>PDO_Trigl[N:0]</i> or <i>PDO_TrigD[N:0]</i> turns trace on. (See 3.17 "Trace Trigger from EJTAG Hardware Instruction/ Data Breakpoints" on page 38).			
PDO_TrigOff	Out	and at least one turns trace off.	d if no trigger turns trace on (i.e., <i>PDO_TrigOn</i> is not asserted), e of the indicated triggers in <i>PDO_TrigI[N:0]</i> or <i>PDO_TrigD[N:0]</i> (See 3.17 "Trace Trigger from EJTAG Hardware Instruction/ nts" on page 38).		

Table G.1	PDtrace™	Core	Interface	Signals	(Continued)
-----------	----------	------	-----------	---------	-------------

Signal Name	Direction	Description				
PDO_Overflow	Out	lowing: • the current tran • the FIFO is em FIFO is lost	nternal FIFO overflow error in the core and implies the fol- nomission is to be abandoned in the current cycle aptied so that previously collected trace information in the ssion begins in the next cycle with a TMOAS and a full PC			
PDO_ValidModes[1:0]	Out		fies the subset of tracing that is supported by the processor ting" on page 19).			
		Encoding	Meaning			
		00	PC tracing only			
		01	PC and load and store address tracing only			
		10	PC, load and store address, and load and store data			
		11	Reserved			
PDO_IssueTag_n[5:0]	Out	This signal is used in multi-issue processors and it is signaled with <i>PDO_InsComp_n</i> . In multi-issue processors, instructions that issue together are assigned a matching tag value, specified by this signal value. A six bit internal counter increments each cycle, and the instructions that issue in that cycle are assigned the counter value. When the maximum counter value is reached, it simply restarts at zero. This feature facilitates the performance debugging of code schedulers for high-end processors. These tag values are available every cycle, but it is anticipated that the TCB will trace this to memory only when specially requested by the user.				
PDO_IMiss PDO_IMiss_n	Out	When asserted, this signals whether the load or store instruction specified by <i>PDO_InsComp</i> in this cycle missed in the instruction cache during the fetch operation. This signal is ignored if <i>PDO_InsComp</i> indicated that no instruction completes this cycle (i.e., when it is 000).				
PDO_LSMiss PDO_LSMiss_n	Out	When asserted, this signals whether the load or store data specified by         PDO_TType of TD in this cycle missed in the data cache during the data load         or store operation. The data cache miss is indicated with the transmitted data         rather than the instruction that caused the miss because in the pipeline a data         cache miss cannot often be detected at the time that the instruction is transmitted with the appropriate PDO_InsComp value. It is the reconstruction software         which needs to associate the data with the corresponding PC and data address.				
PDO_FuncCR PDO_FuncCR_n	Out	When asserted, this signal indicates that this instruction can potentially be either a function call instruction or a function return instruction. See Chapter G, "PDtrace <sup>™</sup> Interface Signals (The Interface is now Deprecated as Architecture and this Chapter is here Solely for Historical Reasons)" on page 157 for details. Note that it is possible for a single instruction to assert both <i>PDO_IMiss</i> as well as this signal.				
PDO_TC[7:0] PDO_TC_n[7:0]	Out	valid <i>PDO_InsCo</i> text number of th use as many enco example, the 34K	hat implements multithreading (MIPS MT Module), and for a somp value (when not NI), this signal indicates the thread con- ble traced instruction. A given implementation only needs to oded bits for this signal as the total TCs implemented. For the core with maximum 9 possible TCs will only require 4 bits. ue that is transmitted by the core is now maintained on a per-			

Signal Name	Direction	Description							
PDO_CPUid[7:0] PDO_CPUid_n[7:0]	Out	Optional output for a processor indicating the processor number ( <i>Ebase.CPUNum</i> ) of the traced instruction. It would be used in a multi-core design, where the <i>Ebase.CPUNum</i> field for the core is used to tag the trace from different cores in the multi-core environment. If the core were not implemented in a multi-core design, then the TCB would simply ignore the value on this signal.							
PDO_COSId[1:0]	Out	Coherent Synchronization ID. This is a 2-bit value used to synchronize core trace messages with trace messages received from the coherent interconnect. <b>Required for all processors using PDtrace specification 5.00 and higher.</b>							
PDI_TCBPresent	In	When asserted this indicates that the TCB hardware is present and connected to the core's tracing logic. Hence the core can consider the other <i>PDI_</i> signals to be valid.							
PDI_TraceOn	In	This is the signal asserted by the external trace block into the core that states whether tracing is globally turned on or off. It is expected that this signal be continuously asserted to turn on tracing. 0 : Tracing off 1 : Tracing is turned on							
PDI_TraceMode[4:0]	In	When tracing is turned on, this signal specifies what information is by the core. It uses 5 bits, where each bit turns on tracing for a spe mode. The table shows what trace value is turned on when that bit							
			Bit # Set	Trace The Following					
			0	PC					
			1	Load address					
			2	Store address					
			3	Load data					
			4	Store data					
		<ul> <li>If the corresponding bit is 0, then the Trace Value shown in column two is not traced by the processor. This implementation is required for all processors using PDtrace specification 4.00 and higher.</li> <li>Obviously, the processor has to support the tracing mode that is being requested for this input signal to have any effect. For example, if the processor only supports PC tracing, then only bit 0 is read by the processor, and other other bits are ignored, and so on. Which bits are ignored and which are read can be obtained by reading the <i>PDO_ValidModes</i> output signal.</li> <li>It is optional for an implementation to allow PC tracing to be turned off. This must be clearly documented by the core implementation-specific document. When it is optional, bit 0 is tied to a value of 1 and setting bit 0 to 0 is simply ignored by the processor.</li> </ul>							
PDI_G	In	The global bit, which if asserted to 1, implies that all processes are to be traced. If 0, then trace data is sent only for a process that matches <i>PDI_ASID</i> [7:0]. If the processor does not implement the standard TLB-based MMU, this signal is ignored by the processor and is treated as if it were asserted.							
PDI_ASID[7:0]	In	value will b	e traced. If the	processor does not implement the stand	asserted. When the global bit is 0, only the process whose ASID matches this ASID value will be traced. If the processor does not implement the standard TLB-based MMU, this signal is ignored by the processor.				

Table G.1 PDtrace	™ Core Interface	e Signals	(Continued)
-------------------	------------------	-----------	-------------

Signal Name	Direction	Description	
PDI_U	In	Enables tracing in User Mode (see 2.2 "Processor Modes" on page 18). This enables tracing only if the <i>PDI_TraceOn</i> is also asserted or the hardware breakpoint trace triggers on, and either the <i>PDI_G</i> bit is set or the <i>PDI_ASID</i> matches the current process ASID.	
PDI_S	In	Enables tracing in Supervisor Mode (for those processors that implement Supervisor Mode), otherwise, this signal is not required (see 2.2 "Processor Modes" on page 18). This enables tracing only if the <i>PDI_TraceOn</i> is also asserted or the hardware breakpoint trace triggers on, and either the <i>PDI_G</i> bit is set or the <i>PDI_ASID</i> matches the current process ASID.	
PDI_K	In	Enables tracing in Kernel Mode (see 2.2 "Processor Modes" on page 18). This enables tracing only if the <i>PDI_TraceOn</i> is also asserted or the hardware breakpoint trace triggers on, and either the <i>PDI_G</i> bit is set or the <i>PDI_ASID</i> matches the current process ASID.	
PDI_E	In	Enables tracing when in Exception Mode (see 2.2 "Processor Modes" on page 18). This enables tracing only if the <i>PDI_TraceOn</i> is also asserted or the hardware breakpoint trace triggers on, and either the <i>PDI_G</i> bit is set or the <i>PDI_ASID</i> matches the current process ASID.	
PDI_DM	In	Enables tracing in Debug Mode (see 2.2 "Processor Modes" on page 18). This feature is useful to debug the debug handler code via the EJTAG and TAP controller port.	
PDI_InhibitOverflow	In	This signal is used by the external trace block to indicate to the core that the core pipeline should be back-pressured (and stalled) instead of allowing the trace FIFO to overflow and hence lose trace information.	
PDI_StallSending	In	<ul> <li>When asserted, this signal is used by the external trace block to indicate to the core that it must stop transmitting trace information in the next cycle. This request may be essential when the trace control block is in imminent danger of over-running its internal trace buffer.</li> <li>In the cycle when the signal is asserted, the value on all the <i>PDO_</i> signals are valid and must be captured by the TCB.</li> <li>In the cycle after the one where the core sees an assertion of this signal the core must not transmit any valid trace information on <b>any</b> of the <i>PDO_</i> output signal bits (including <i>PDO_InsComp</i>).</li> <li>In the cycle after the TCB de-asserts this signal again, PDtrace <i>PDO_</i> signals are valid and must be captured by the TCB. (Note that some processors cannot arbitrarily stall their pipeline on any given cycle. In this situation, the implementation on the processor side must provide sufficient buffering to hold trace information until the pipeline can be stalled).</li> </ul>	
PDI_SyncOffEn	In	This signal is an enable signal for the <i>PDI_SyncPeriod</i> , <i>PDI_TBImpl</i> , and <i>PDI_OffChipTB</i> signals. When asserted, the core latches these values. This signal, and the signals which it controls must be asserted before tracing can begin.	

Signal Name	Direction	Description		
PDI_SyncPeriod[2:0]	In	This signal is used to set the synchronization period bits in the <i>TraceControl2</i> register. The value specifies the period (in cycles) for sending synchronization information.		
		SyncPeriod	Period (in cycles) for sending sync records	
		000	2 <sup>5</sup>	
		001	26	
		010	27	
		011	2 <sup>8</sup>	
		100	2 <sup>9</sup>	
		101	2 <sup>10</sup>	
		110	2 <sup>11</sup>	
		111	2 <sup>12</sup>	
PDI_TBImpl PDI_OffChipTB	In	<ul> <li>When this signal is a 1, the TCB has implemented both an on-chip and an off-chip trace buffer, and the <i>PDI_OffChipTB</i> signal indicates to which the trace is currently being written. When this signal is a 0, the <i>PDI_OffChipTB</i> signal indicates which buffer is implemented. This value is written into the <i>TraceControl2</i> CP0 register (as the TBI bit). It is optional for the TCB to provide this signal to the core logic for all TCB implementations compatible to PDtrace specifications less than 03.00.</li> <li>When one, this signal indicates that the trace data is being sent off-chip to an external trace memory. When zero, this indicates an on-chip trace buffer. The value of this signal to the core changes how the core interprets the trace syn-</li> </ul>		
PDI_TraceAllBranch	In	chronization period bits. This signal value is written into the <i>TraceControl2</i> CP0 register (as the <i>TBU</i> bit).         When asserted, the core's tracing logic will emit PC values for all taken branches encountered in the execution stream, including all conditional and unconditional, predictable and unpredictable branches. When de-asserted, the core reverts to normal tracing mode.		
PDI_TraceIMiss	In	When asserted, PDO_IMiss is set when the processor detects an instruction cache miss for the current instruction being traced. Like all other trace signals, this input signal causes active tracing only when tracing is currently turned on. If PDI_TraceMode[0], i.e., bit 0 is turned off, that is, no PC tracing has been requested, then a PDO_IMiss assertion is accompanied by a full PC value. Otherwise there is no special action taken for this instruction other than asserting the PDO_IMiss bit.		
PDI_TraceLSMiss	In	When asserted, when PDO_LSMiss is set when the processor detects a data cache miss on a load or a store. Like all other trace signals, this input signal causes active tracing only when tracing is currently turned on.         If PDI_TraceMode[0] is turned off, that is PC tracing is disabled, then the PC of the missed instruction will not be available to the reconstruction software. If PDI_TraceMode[1] or PDI_TraceMode[2] is turned off, that is no data address tracing is enabled, then no data address is traced for the address that missed in the cache. Even if PDI_TraceMode[3] or PDI_TraceMode[4] is turned off, the full data value for the missed instruction is traced out.		

Signal Name	Direction	Description	
PDI_TraceFuncCR	In	When asserted, PDO_FuncCR is set when the current instruction could be a function call or return instruction. Like all other trace signals, this input signal causes active output tracing only when tracing is turned on.If PDI_TraceMode[0], i.e., bit 0 is turned off, that is, no PC tracing has been requested, then a PDO_IMiss assertion is accompanied by a full PC value. Oth erwise there is no special action taken for this instruction other than asserting the PDO_IMiss bit.	
PDI_TCNum[7:0]	In	Only implemented in a processor with MT. When <i>PDI_TCNumValid</i> is asserted, this signal gives the number of the Thread Context that is to be traced. Only the number of bits required to encode the total TC number is implemented. As long as <i>PDI_TraceTCValid</i> is asserted, no instruction from any other thread is traced. If the required TC does not execute any instructions, then no instructions are traced, the <i>PDO_InsComp</i> value will remain NI. When instructions from other TCs are executed, these are marked as NI on the PDtrace interface.	
PDI_TCNumValid	In	Only implemented in a processor with MT. When asserted, the <i>PDI_TCNum</i> signal is taken by the processor and used as the number of the TC whose instructions are to be traced. This signal must remain asserted as long as tracing is required from a specific TC. If not asserted, then tracing reverts to other conditions being fulfilled.	
PDI_CPUId[7:0]	In	Implemented in a processor with MT, where this signal gives the number of the VPE that is to be traced, if <i>PDI_CPUIdValid</i> is asserted. As long as <i>PDI_VPENumValid</i> is asserted, no instruction from any other VPE is traced. If the required VPE does not execute any instructions, then no instructions are traced, the <i>PDO_InsComp</i> value will remain NI. When instructions from other VPEs are executed, these are marked as NI on the PDtrace interface. This bit is ignored if <i>TCNumValid</i> is asserted. In a multi-core processor SOC environment, this specifies the id of the proces- sor that is to be traced if <i>PDI_CPUIdValid</i> is asserted.	
PDI_CPUIdValid	In	Only implemented in a processor with MT or in a multi-core SOC implemen- tation. When asserted, the <i>PDI_CPUId</i> signal is taken by the processor and used as the number of the VPE (or core) whose instructions are to be traced. This bit is ignored if <i>TCNumValid</i> is asserted.	

#### G.1.0.1 PDtrace Coherence Manager Interface Signals

Signal Name	Direction	Width	Description	
COSId_n	Input	2	COSId input received from processor core. One copy of signal per core	
SRH_SrcPort	Output	3	Source of the request that was serialized	
SRH_COSId	Output	2	Coherent Sync ID of transaction. Used to correlate CPU and CM transactions	
SRH_MCmd	Output	5	Command in the request that was serialized (See Table G.3)	
SRH_WaitTime	Output	8	This is active only in timing mode. Tracks how many cycles the transaction spent stalled in the SRH. Saturates at 255 cycles.	
SRH_Address	Output	29	This is active when we are tracing addresses from the SRH - provides the address corresponding to the request being traced.	
SRH_AddrTarg	Output	3	Target of the current request (see Table G.4) (Indicates speculative reads as well)	
IVU_COSId	Output	2	Coherent Sync ID at the Intervention Unit	
IVU_SrcPort	Output	3	The core that made the original request that resulted in this intervention	
IVU_RespBV	Output	6	Bit vector of intervention port responses. Bit corresponding to a core is set to '1' if the intervention hit, and set to '0' if the intervention missed.	
IVU_IntvResult	Output	3	Global Intervention State for this cache line (see Table G.5)	
IVU_SC_Cancel	Output	1	This transaction was cancelled due to a previous SC Fail	
IVU_SC_Failed	Output	1	This intervention will cause a future SC to fail	
IVU_PIQ_WaitTime	Output	8	Cycle count that each transaction spends at the top of the PIQ. Saturates at 255	
IVU_PIQ_StallCause	Output	3	What was the last reason this transaction was stalled on top of the PIQ. (see Table G.6)	

 Table G.2 PDtrace Coherence Manager Interface Signals

#### Table G.3 MCmd - OCP Commands

Value	Command	Description	Value	Command	Description
0x00	IDLE		0x0C	COH_UPGRADE	Coherent Upgrade (SC bit == 0)
0x01	LEGACY_WR_UC	Uncached legacy write, CCA=UC, UCA, WT	0x0D	COH_WB	Coherent Writeback
0x02	LEGACY_RD_UC	Uncached legacy read, CCA = UC	0x10	COH_COPYBACK	Coherent Copyback
0x03	LEGACY_WR_WB	Cached legacy write, CCA = WB	0x11	COH_COPYBACKINV	Coherent Copyback Invalidate
0x04	LEGACY_RD_WB	Cached legacy read, CCA = WB, WT	0x12	COH_INV	Coherent Invalidate
0x05	LEGACY_SYNC	Uncached legacy read with MRe- qInfo[3] == 1	0x13	COH_WR_INV	Coherent Write Invalidate
0x06	L2_L3_CACHEOP_ WR	Uncached legacy write with MAd- drSpace != 0	0x14	COH_CMPL_SYNC	Coherent Completion Sync with MReqInfo[3] == 0
0x07	L2_L3_CACHEOP_R D	Uncached legacy read with MAd- drSpace != 0	0x15	COH_CMPL_SYNC_M EM	Coherent Completion Sync with MReqInfo[3] == 1
0x08	COH_RD_OWN	Coherent Read Own	0x17	COH_WR_INV_FULL	Coherent Invalidate due to a full line
0x09	COH_RD_SHR	Coherent Read Shared	0x18	COH_RD_OWN_SC	Coherent Read own with SC bit == 1
0x0A	COH_RD_DISCARD	Coherent Read Discard	0x1C	COH_UPGRADE_SC	Coherent Upgrade with SC bit == 1
0x0B	COH_RD_SHR_AL WAYS	Coherent Read Share Always			

Value	Target	Value	Target
0x0	Memory/L2 with no speculation. L2 allocation bit $= 0$	0x1	Memory/L2 with no specu- lation. L2 allocation bit = 1
0x2	Memory/L2 with pecula- tion. L2 allocation bit = $0$	0x3	Memory/L2 with specula- tion. L2 allocation bit = 1
0x4	GCR	0x5	GIC
0x6	MMIO	0x7	Reserved

#### Table G.4 Cmd\_AddrTarg

#### Table G.5 Global Intervention State

Value	State
0x0	Invalid
0x1	Shared
0x2	Modified
0x3	Exclusive
0x4-0x7	Reserved

#### Table G.6 PIQ Stall Causes

Value	Cause	Value	Cause
0x0	No Stall	0x1	Awaiting Intervention Results from CPU(s)
0x2	Waiting for IMQ empty (for Sync only) or IMQ full (for other request types)	0x3	IWDB Full
0x4	TRSQ Full	0x5	IRTQ Full
0x6	Waiting for speculative request to clear RMQ	0x7	PDtrace Stall

# **Revision History**

Revision	Date	Description
1.6	August 29, 2000	Changes in this revision: Add the requirement that the data address be also periodically gathered for synchronization purposes, per FS2. Modify Figure 3 to show that the load data is picked up after alignment, per lhh. typo fixes
1.7	September12, 2000	Changes in this revision: Add a separate input signal that says whether to trace in Debug mode or not (i.e., DM = 1 in the <i>Debug</i> register), per Scott who wants to be able to debug the debug handler code. Put back Figure 3 to tap load/store data pre-alignment, per Franz. Add a section (3.17) to show when tracing is enabled. Allow the ASID to be masked under software control, per Scott. Amend Figure 1 to show the EJTAG/TAP controller and its connection to the debugger. Add to Table 2, to show the use of the PDO_InsComp signal value IPC (100). Add a chapter (6) on the trace capture block and its interaction with the external debugger software. Add TOC Fix typos, grammar, sentence construction.
1.8	October 27, 2000	<ul> <li>Changes in this revision:</li> <li>Change the way loads are tracked and traced out.</li> <li>Add the tracing out of ASID and processor mode as part of the periodic synchronization.</li> <li>Add details to the multi-issue tracing section.</li> <li>The above changes require a modification to the output format section.</li> <li>Add a chapter to discuss the trace capture block (TCB), that includes: a definition of the control registers within the TCB, and the mechanism to write these registers from the external probe (or debugger).</li> <li>Define tracing with an on-chip trace buffer versus off-chip trace buffer.</li> <li>Add another Out signal from the core, PDO_IamTracing, that the core uses to signal to the TCB that it is actually sending valid trace data.</li> </ul>
1.9	November 20, 2000	Changes in this revision: Add tracing of processor ISA mode, and whether processor is in Debug mode or not. Get rid of the TCBTraceMask register, is not really needed. Allocate some bits in the TraceControl register as implementation depen- dent. Specify that full addresses are used for on-chip trace memory. Change the encoding of bits from the EJTAG logic to the tracing logic, send all 30 bits of breakpoint trigger. Fix the logical expression in 3.1.8.

Revision	Date	Description
2.0	December 19, 2000	Changes in this revision: Add a signal from the TCB to the core tracing logic, PDI_StallSending, that inhibits the core from sending trace data. Note that the core does not stop tracing, only stops sending trace information to the TCB. Used by the TCB when its internal buffer is in imminent danger of overflowing. (The core will stall if its internal FIFO will overflow). Make the synchronization period programmable, by using some bits in a register to hold this value. These bits can be updated by either software or by the TCB (based on the trace buffer size). Add a signal from the TCB to the core tracing logic that signals whether the TCB is using an on-chip or off-chip trace buffer. This changes the way in which the core interprets the synchronization period bits in the register. The chapter on trace control block (TCB) has been cut off into another document, since it is not directly relevant to the PDtrace architecture.
2.01	January 25, 2001	Changes in this revision: Add a signal PDI_TCBPresent to indicate that the TCB hardware is present. Clearer explanation of how the PDI_StallSending signal works. Change in how the PDI_EXL and the corresponding X bit in the <i>Trace-</i> <i>Control</i> register works. Coding change in the PDI_TraceMode[2:0] signal.
2.02	February 12, 2001	Changes in this revision: Change in how the PDI_EXL and the corresponding X bit in the <i>Trace-Control</i> register works. Tracing triggers on when either EXL or the ERL bit is a 1, this enables tracing after a cold reset.
2.03	March 22, 2001	<ul> <li>Changes in this revision:</li> <li>Add a register description table for <i>UserTraceData</i>.</li> <li>Add a PDI_TraceAllBranch signal to indicate that all branches (conditional, unconditional, predictable, and unpredictable) are to be traced.</li> <li>Change the PDO_InsComp definition for unconditional predictable branches (jumps), so that these trace out as IB, ILB, and ISB (rather than I, IL, and IS).</li> <li>Document how tracing is handled within MACRO instructions and the SAVE/RESTORE instruction.</li> <li>Document what happens when a mode change happens within the processor and this changes the tracing mode, i.e., either turns it off or on.</li> <li>Fix typos.</li> </ul>

Revision	Date	Description
2.04	June 20, 2001	<ul> <li>Changes in this revision:</li> <li>Converted document to new template</li> <li>PDO_TMode's reserved bit field of 100 is now used for tracing PC values and load data (this is optional for all PDtrace specifications less than 03.00 and conforming TCB implementations.</li> <li>Three PDO_ signal bits have been added, PDO_MIPS16 and PDO_MIPS16Ins that are used only by processors implementing the MIPS16 ASE, and are optional.</li> <li>The sense of EQ1, EQ2, and EQ3 used to compute the delta address values have been reversed.</li> <li>Add the PDI_TraceAllBranch to the Trace Control Register.</li> <li>Note that the select position of the COP0 registers implemented for tracing have all been changed, so that the control registers are together and the optional register <i>TraceBPC</i> is the last one.</li> <li>Note that the end of a MIPS16 Macro instruction was indicated by the transmission of a full PC value. This was more fully specified so that this full PC value is accompanied by an PDO_InsComp value that indicates a branch, e.g., IB, ILB, etc.</li> <li>The PDI_EXL has been changed to E.</li> <li>Bits 22 and 23 in the <i>TraceControl</i> register (K and S), have switched places.</li> <li>The <i>TraceControl2</i> register has been re-arranged, and instead of the bit OfC, two new bits TBU and TBI have been added.</li> <li>The TMOAS record has been augmented with an extra bit for the POM field and with a new bit called the SYNC bit.</li> <li>Add an Input signal PDI_TBImpl from the TCB to the core tracing logic to say whether on-chip, off-chip, or both buffers are implemented by the TCB. This signal is optional for all TCB implementations that are compatible to PDtrace specifications less than 03.00.</li> </ul>
2.05	June 28, 2001	<ul> <li>Changes in this revision:</li> <li>Convert the stand-alone document to a book format and add LOF and LOT pages.</li> <li>Add trademark symbol to PDtrace</li> <li>Fix minor typos.</li> </ul>

Revision	Date	Description
2.06	August 8, 2001	<ul> <li>Changes in this revision:</li> <li>Define the behavior if the processor implements a fixed mapping MMU, rather than the standard TLB-based MMU.</li> <li>Define the polarity of the TraceControl<sub>ASID_M</sub> field.</li> <li>Precisely define the processor modes which for which tracing may be</li> </ul>
		enabled. See Section 2.2, "Processor Modes" on page 18 for these definitions.
		<ul><li>Make the equations for turning on and off trace more precise and convert to standard notation.</li><li>Add the standard "About This Book" chapter to define syntax and con-</li></ul>
		<ul><li>ventions.</li><li>Eliminate the R/W fields in TraceControl2.</li><li>More fully describe the synchronization counter, including when it must</li></ul>
		<ul> <li>be restarted.</li> <li>Make it explicit that ASID and processor mode changes are not traced if tracing is off when the change occurs. That is, ASID and processor mode changes are not traced if tracing is currently off.</li> <li>Add subsetting rules for PDtrace (see Section 2.3, "Subsetting" on page 19)</li> </ul>
		<ul> <li>Add the PDO_ValidModes signal and the ValidModes field in the <i>TraceControl2</i> register to specify which tracing modes the processor supports.</li> </ul>
2.07	March 21, 2002	<ul> <li>Changes in this revision: (RT)</li> <li>Change the name of the TraceControl2 register field ValidModes to ImpSubset since this field indicated the implemented subset of tracing.</li> <li>Get ready for commercial release, breakup the single file into individual chapter files, fix typos, cross-references, etc.</li> </ul>
3.00	November 26, 2002	<ul> <li>Changes in this revision: (RT)</li> <li>Change the way multi-issue tracing is done (see Section F.1, "Background on High Performance Processors" on page 152).</li> <li>Change the use of PDO_LoadOrder signal to PDO_DataOrder (see Section F.4, "Out-of-Order Loads and Stores in the Multi-Pipe Core" or page 155).</li> <li>Increase the width of PDO_DataOrder signal to 4 bits.</li> <li>Add a new signal called PDO_DataPerIns[7:0].</li> <li>Allow PDO_TEnd to be asserted early to cut off redundant upper bits of an address or data.</li> <li>Add a section to clarify how tracing is handled for store conditional instructions (see Section 3.9, "Tracing Store Conditionals" on page 36).</li> <li>Make the PDO_TMode bit 0 value for PDO_TType values of TD, TU1, and TU2 to be Reserved.</li> <li>Add PDO_Trig signals on the PDtrace interface that transmit trace trig- ger information to the TCB. See Section 3.17, "Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints" on page 38.</li> <li>Add MIPS16 in MIPS64 option to ISAM in TMOAS. See Table 3.4 on page 28.</li> <li>Rewrite the trace enable equation to fix errors in the first version. See Section 3.20, "Trace Enabling/Disabling Condition" on page 40.</li> <li>Fix grammatical errors and typos.</li> </ul>
3.01	May 14, 2003	Removed the trace slot-specific signals PDO_TrigI_n, PDO_TrigD_n, PDO_TrigOn, and PDI_TrigOff, since these are superfluous. Fix minor typos.

Revision	Date	Description
4.10	July 4, 2005	<ul> <li>Changes in this revision:</li> <li>Merged the PDtrace and most of the TCB document</li> <li>Modified how PDI_TraceMode works. This necessitated moving the Mode bits from <i>TraceControl</i> to the <i>TraceControl2</i> register.</li> </ul>
		<ul> <li>Simplified the SyncPeriod values to range from 2<sup>5</sup> to 21<sup>2</sup> for both types of trace memory, on-chip or off-chip.</li> <li>Revamped how the EJTAG hardware breakpoint trigger impacts tracing. This has an impact on what used to be the <i>TraceBPC</i> control register. See spec for change details. Added the ability to trace based on a ARM-trace-DISARM feature, as well as to allow data qualified tracing.</li> <li>Added the ability to trace instruction and data cache misses</li> <li>Added the ability to trace instructions that are potential function calls or function returns.</li> <li>Added support to trace multi-threaded processors that implement the MIPS MT ASE.</li> <li>Added a PendL, pending load field to the TMOAS record</li> <li>Added a TCBControlC TCB register to deal with the added features</li> </ul>
4.20	September 14, 2005	Changes include clarification of behavior under MT and removal of the MC bit in TCBControlB register.
4.30	January 30, 2006	Update the TMOAS record to add the V, DKill, and TCid fields for a MT-specific processor and remove a bad reference in chapter 7.
4.40	July 17, 2006	Change the drseg addresses of the TraceIBPC2 (0x1F28 to 0x1FF8) and TraceDBPC2 (0x2F28 to 0x2FF8) registers.
5.00	November 15, 2007	Significant change in the PDtrace architecture, the PDtrace interface is no longer architecture and the only externally software-visible parts are the control registers in CPO, in the TCB, and the TCB trace bits using the defined TCB formats. Adds CMP support.
6.00	June 23, 2008	Add Performance counter support, Filtered data trace mode, and software access to on-chip trace memory. Expanded PEndL in TMOAS record.
6.10	November 06, 2008	Added 74K specific updates, on-chip trace memory updates for the 1004K
6.11	November 11, 2008	Added ability to start a TF at bit 56 if the Type15 continuation value is not otherwise needed
6.12	June 26, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>LSB of TF3 may be optimized away for non-cycle-accurate mode</li> <li>TCBTW register is writable with predictable results</li> </ul>
6.13	July 20, 2009	<ul> <li>Moved EJTAG trigger registers to their own chapter.</li> <li>Moved Section on Memory map access of TCBRegisters from Chapter 2 to the TCB Register chapter.</li> <li>Performance Counter Tracing now includes an optional additional cycle counter.</li> <li>Added section on how the On-Chip Trace Buffer is used.</li> <li>For 1004K chapter, put in more description of the necessary control registers for on-chip trace buffer, e.g., TCBControlB.</li> <li>More accurate description of how TCBSTP is affected by the TCBControlB.RM and TCBControlB.TR bits.</li> <li>TF5 indicator is 4-bits again (previously widened to 5-bits in 4.00)</li> </ul>
6.14	August 25, 2010	<ul> <li>Corrected definition of TF8.</li> <li>Added Chapter for 1074K with description of TraceMaster TAP controller.</li> <li>Clarifications for when PC Tracing is disabled.</li> </ul>

Revision	Date	Description
6.15	September 07 2010	<ul> <li>Explicitly list which registers are affected by TRPAD bit.</li> <li>TRPAD bit in TraceControl3 is read-only. TCBControlB descriptions were incorrect.</li> <li>Rearrange chapters to put more basic topics at the beginning of document.</li> <li>Pulled in tech writers' english grammar/syntax edits.</li> </ul>
6.16	November 23, 2010	• Move 1074K Appendix content to CMP Appendix - Trace-Master access method now shared with 1004K product line.
7.00	September 20, 2012	<ul> <li>Added optional ADW (address/data width) field in TF3/TF4, and TCB-CONTROLE<sub>ADWBits</sub> and TCBCONTROLE<sub>ADWUnits</sub> fields which specify the size and meaning of this new field.</li> <li>Added proAptiv Appendix with addition INSComp codes.</li> </ul>
7.01	October 11, 2012	• proAptiv Appendix was missing updated TF4 and TMOAS to deal with more outstanding loads.
7.02	October 25, 2012	Fixed Appendix numbering.
7.50	December 019, 2012	<ul> <li>MT, DSP ASE -&gt; MT, DSP Modules</li> <li>VZ Module features added:TMOAS extended with GuestID field</li> <li>VZ Module features added:GuestID controls added to TraceControlE TCB Register and TraceControl3 COP0 register.</li> <li>Base Arch Rev3.5 feature: Extended ASID field added to TCBCron- trolC and TraceControl3.</li> <li>CPS chapter - added table to show EJTAG Instructions for non-Master CPU cores.</li> <li>Added figures for correct trace formats for 1074K.</li> <li>Added section that for CPS devices, a software semaphore might be needed in case multiple masters (probe or CPU) tries t o control trace resources and/or read trace memory.</li> <li>Updated Description chapter for microMIPS and MCU ASE.</li> </ul>