

# MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>™</sup> ApplicationSpecific Extension to the MIPS32® Architecture

Document Number: MD00076 Revision 2.62 December 16, 2012

MIPS Technologies, Inc. 955 East Arques Avenue Sunnyvale, CA 94085-4521

Copyright © 2001-2003,2005,2008,2010,2012 MIPS Technologies Inc. All rights reserved.



Copyright © 2001-2003,2005,2008,2010,2012 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS73, MIPS32, MIPS64, microMIPS32, microMIPS64, MIPS-3D, MIPS16, MIPS16e, MIPS-Based, MIPSsim, MIPSpro, MIPS-VERIFIED, Aptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004Kc, 1004Kf, 1074Kc, 1074Kc, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries. All other trademarks referred to herein are the property of their respective owners.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.02, Built with tags: 2B ARCH MIPS32

MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e <sup>™</sup> Application-Specific Extension to the MIPS32® Architecture, Revision 2.62



# **Contents**

Chapter 1: About This Book	11
1.1: Typographical Conventions	
1.1.1: Italic Text	
1.1.2: Bold Text	
1.1.3: Courier Text	
1.2: UNPREDICTABLE and UNDEFINED	
1.2.1: UNPREDICTABLE	
1.2.2: UNDEFINED	
1.2.3: UNSTABLE	
1.3: Special Symbols in Pseudocode Notation	
1.4: For More Information	
Chapter 2: Guide to the Instruction Set	17
2.1: Understanding the Instruction Fields	
2.1.1: Instruction Fields	
2.1.2: Instruction Descriptive Name and Mnemonic	
2.1.3: Format Field	
2.1.4: Purpose Field	
2.1.5: Description Field	
2.1.6: Restrictions Field	
2.1.7: Operation Field	
2.1.8: Exceptions Field	
2.1.9: Programming Notes and Implementation Notes Fields	
2.2: Operation Section Notation and Functions	
2.2.1: Instruction Execution Ordering	
2.2.2: Pseudocode Functions	
2.3: Op and Function Subfield Notation	
2.4: FPU Instructions	
Chapter 3: The MIPS16e <sup>™</sup> Application-Specific Extension to the MIPS32® Architecture Requirements	
3.2: Software Detection of the ASE	
3.3: Compliance and Subsetting	
3.4: MIPS16e Overview	
3.5: MIPS16e ASE Features	
3.6: MIPS16e Register Set	
3.7: MIPS16e ISA Modes	
3.7.1: Modes Available in the MIPS16e Architecture	
3.7.2: Defining the ISA Mode Field	
3.7.3: Switching Between Modes When an Exception Occurs	
3.7.4: Using MIPS16e Jump Instructions to Switch Modes	
3.8: JALX, JR, JR.HB, JALR and JALR.HB Operations in MIPS16e and MIPS32 Mode	
3.9: MIPS16e Instruction Summaries	
3.10: MIPS16e PC-Relative Instructions	
3.11: MIPS16e Extensible Instructions	
3.12: MIPS16e Implementation-Definable Macro Instructions	
3.13: MIPS16e Jump and Branch Instructions	

	3.14: MIPS16e Instruction Formats	
	3.14.1: I-type instruction format	45
	3.14.2: RI-type instruction format	45
	3.14.3: RR-type instruction format	45
	3.14.4: RRI-type instruction format	45
	3.14.5: RRR-type instruction format	45
	3.14.6: RRI-A type instruction format	45
	3.14.7: Shift instruction format	45
	3.14.8: I8-type instruction format	45
	3.14.9: I8_MOVR32 instruction format (used only by the MOVR32 instruction)	46
	3.14.10: I8_MOV32R instruction format (used only by MOV32R instruction)	
	3.14.11: I8_SVRS instruction format (used only by the SAVE and RESTORE instructions)	46
	3.14.12: JAL and JALX instruction format	
	3.14.13: EXT-I instruction format	
	3.14.14: ASMACRO instruction format	
	3.14.15: EXT-RI instruction format	
	3.14.16: EXT-RRI instruction format	
	3.14.17: EXT-RRI-A instruction format	
	3.14.18: EXT-SHIFT instruction format	
	3.14.19: EXT-I8 instruction format	
	3.14.20: EXT-I8_SVRS instruction format (used only by the SAVE and RESTORE instructions)	
	3.15: Instruction Bit Encoding	
	3.16: MIPS16e Instruction Stream Organization and Endianness	50
	3.17: MIPS16e Instruction Fetch Restrictions	
Ch	apter 4: The MIPS16e™ ASE Instruction Set	53
Ch	apter 4: The MIPS16e™ ASE Instruction Set	
Ch	4.1: MIPS16e™ Instruction Descriptions	53
Ch	4.1: MIPS16e <sup>™</sup> Instruction Descriptions	53 53
Ch	4.1: MIPS16e <sup>™</sup> Instruction Descriptions	53 53 54
Ch	4.1: MIPS16e <sup>™</sup> Instruction Descriptions	53 53 54 55
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU  ADDIU  ADDIU	53 53 54 55
Ch	4.1: MIPS16e™ Instruction Descriptions	53 54 55 56
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU	53 54 55 56 57
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU	53 54 55 56 57 58
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 57 58 59
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 58 59 60
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 57 59 60 61
Ch	4.1: MIPS16e™ Instruction Descriptions   4.1.1: Pseudocode Functions Specific to MIPS16e™   ADDIU	53 54 55 56 57 58 60 61 62
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 57 58 60 61 62 63
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 58 60 61 62 63 64
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU	53 54 55 56 58 60 61 62 63 64 65
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™.  ADDIU  AND  ASMACRO  B	5354555659606162636465
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™.  ADDIU  AND  ASMACRO  B.  B.	53545556596162636465
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU  ADDU  AND  ASMACRO  B  B  B  B B BEQZ	535455565759616263646566
Ch	4.1: MIPS16e™ Instruction Descriptions   4.1.1: Pseudocode Functions Specific to MIPS16e™   ADDIU   ADDU   AND   ASMACRO   B   BEQZ   BEQZ   BEQZ	53545556575859616263646566
Ch	4.1: MIPS16e™ Instruction Descriptions   4.1.1: Pseudocode Functions Specific to MIPS16e™   ADDIU   ADDU   AND   ASMACRO   B   B   BEQZ   BEQZ   BEQZ   BNEZ	5354555658596162636465666768
Ch	4.1: MIPS16e™ Instruction Descriptions  4.1.1: Pseudocode Functions Specific to MIPS16e™  ADDIU  BDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  ADDIU  BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	53545556596162646566677172
Ch	4.1: MIPS16e™ Instruction Descriptions         4.1.1: Pseudocode Functions Specific to MIPS16e™         ADDIU         ADDU         AND         ASMACRO         B         BEQZ         BEQZ         BREQZ         BNEZ         BNEZ         BREAK	53545556575961626364656667687172
Ch	4.1: MIPS16e™ Instruction Descriptions         4.1.1: Pseudocode Functions Specific to MIPS16e™         ADDIU         ADDU         AND         ASMACRO         B         B         BEQZ         BREQZ         BNEZ         BNEZ         BREAK         BTEQZ	5354555657596061626364656667717273
Ch	4.1: MIPS16e™ Instruction Descriptions         4.1.1: Pseudocode Functions Specific to MIPS16e™         ADDIU         ADDU         AND         ASMACRO         B         B         BEQZ         BREZ         BNEZ         BREAK         BTEQZ         BTEQZ         BTEQZ	535455565961626364656667717273
Ch	4.1: MIPS16e™ Instruction Descriptions         4.1.1: Pseudocode Functions Specific to MIPS16e™         ADDIU         ADDU         AND         ASMACRO         B         B         BEQZ         BEQZ         BNEZ         BNEZ         BREAK         BTEQZ         BTEQZ         BTEQZ         BTEQZ         BTEQZ         BTEQZ         BTEQZ         BTNEZ	535455565758596162636465677172737475
Ch	4.1: MIPS16e™ Instruction Descriptions         4.1.1: Pseudocode Functions Specific to MIPS16e™         ADDIU         ADDU         AND         ASMACRO         B         B         BEQZ         BREZ         BNEZ         BREAK         BTEQZ         BTEQZ         BTEQZ	535455565758596162636465677172737475

CMPI	
CMPI	80
DIV	81
DIVU	83
JAL	84
JALR	85
JALRC	86
JALX	87
JALX	88
JR	
JR	
JRC	
JRC	
LB	
LB	
LBU	_
LBU	
LH	
LH	
LHU	
LHU	
LI	
LILW	
LW	_
LW	
LW	
LW	
LW	
MFHI	
MFLO	
MOVE	
MOVE	
MULT	
MULTU	
NEG.	
NOP	
NOT	
OR	
RESTORE	119
RESTORE	121
SAVE	124
SAVE	126
SB	130
SB	131
SDBBP	132
SEB	133
SEH	
SH	_
SH	
SLL	
SLL	
SLLV	130

SLT	140
SLTI	141
SLTI	
SLTIU	143
SLTIU	144
SLTU	145
SRA	146
SRA	147
SRAV	148
SRL	149
SRL	150
SRLV	151
SUBU	152
SW	153
SW	154
SW	155
SW	156
SW	157
SW	158
XOR	159
ZEB	160
ZEH	161

# **Figures**

Figure 2.1: Example of Instruction Description	18
Figure 2.2: Example of Instruction Fields	
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic	19
Figure 2.4: Example of Instruction Format	
Figure 2.5: Example of Instruction Purpose	20
Figure 2.6: Example of Instruction Description	20
Figure 2.7: Example of Instruction Restrictions	21
Figure 2.8: Example of Instruction Operation	21
Figure 2.9: Example of Instruction Exception	21
Figure 2.10: Example of Instruction Programming Notes	22
Figure 2.11: COP_LW Pseudocode Function	23
Figure 2.12: COP_LD Pseudocode Function	23
Figure 2.13: COP_SW Pseudocode Function	23
Figure 2.14: COP_SD Pseudocode Function	
Figure 2.15: CoprocessorOperation Pseudocode Function	24
Figure 2.16: AddressTranslation Pseudocode Function	
Figure 2.17: LoadMemory Pseudocode Function	25
Figure 2.18: StoreMemory Pseudocode Function	25
Figure 2.19: Prefetch Pseudocode Function	26
Figure 2.20: SyncOperation Pseudocode Function	27
Figure 2.21: ValueFPR Pseudocode Function	
Figure 2.22: StoreFPR Pseudocode Function	28
Figure 2.23: CheckFPException Pseudocode Function	
Figure 2.24: FPConditionCode Pseudocode Function	29
Figure 2.25: SetFPConditionCode Pseudocode Function	29
Figure 2.26: SignalException Pseudocode Function	30
Figure 2.27: SignalDebugBreakpointException Pseudocode Function	30
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function	30
Figure 2.29: NullifyCurrentInstruction PseudoCode Function	31
Figure 2.30: JumpDelaySlot Pseudocode Function	31
Figure 2.31: PolyMult Pseudocode Function	31
Figure 4-1: Xlat Pseudocode Function	53

# **Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	
Table 2.1: AccessLength Specifications for Loads/Stores	26
Table 3.1: MIPS16e General-Purpose Registers	35
Table 3.2: MIPS16e Special-Purpose Registers	35
Table 3.3: ISA Mode Bit Encodings	36
Table 3.4: MIPS16e Load and Store Instructions	38
Table 3.5: MIPS16e Save and Restore Instructions	38
Table 3.6: MIPS16e ALU Immediate Instructions	39
Table 3.7: MIPS16e Arithmetic One, Two or Three Operand Register Instructions	39
Table 3.8: MIPS16e Special Instructions	39
Table 3.9: MIPS16e Multiply and Divide Instructions	39
Table 3.10: MIPS16e Jump and Branch Instructions	40
Table 3.11: MIPS16e Shift Instructions	40
Table 3.12: Implementation-Definable Macro Instructions	
Table 3.13: PC-Relative MIPS16e Instructions	
Table 3.14: PC-Relative Base Used for Address Calculation	
Table 3.15: MIPS16e Extensible Instructions	
Table 3.16: MIPS16e Instruction Fields	
Table 3.17: Symbols Used in the Instruction Encoding Tables	
Table 3.18: MIPS16e Encoding of the Opcode Field	
Table 3.19: MIPS16e JAL(X) Encoding of the x Field	
Table 3.20: MIPS16e SHIFT Encoding of the f Field	
Table 3.21: MIPS16e RRI-A Encoding of the f Field	
Table 3.22: MIPS16e I8 Encoding of the funct Field	
Table 3.23: MIPS16e RRR Encoding of the f Field	
Table 3.24: MIPS16e RR Encoding of the Funct Field	
Table 3.25: MIPS16e I8 Encoding of the s Field when funct=SVRS	
Table 3.26: MIPS16e RR Encoding of the ry Field when funct=J(AL)R(C)	
Table 3.27: MIPS16e RR Encoding of the ry Field when funct=CNVT	50

# **About This Book**

The MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Architecture comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32<sup>TM</sup> Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32<sup>TM</sup> instruction set
- Volume III describes the MIPS32® and microMIPS32<sup>TM</sup> Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX<sup>TM</sup> Application-Specific Extension to the MIPS64® Architecture and microMIPS64<sup>TM</sup>. It is not applicable to the MIPS32® document set nor the microMIPS32<sup>TM</sup> document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32<sup>TM</sup> Architecture.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

# 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

#### 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CPO usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating UNPREDICTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which
  is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user
  mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in
  another process

UNPREDICTABLE operations must not halt or hang the processor

#### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

#### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

• Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

# 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

**Table 1.1 Symbols Used in Instruction Operation Statements** 

Symbol	Meaning		
<b>←</b>	Assignment		
=, ≠	Tests for equality and inequality		
	Bit string concatenation		
x <sup>y</sup>	A y-bit string formed by y copies of the single-bit value x		
b#n	A constant value $n$ in base $b$ . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.		
0bn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).		
0xn	A constant value $n$ in base $16$ . For instance $0x100$ represents the hexadecimal value $100$ (decimal $256$ ).		
x <sub>yz</sub>	Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.		
+, -	2's complement or floating point arithmetic: addition, subtraction		

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning	
*,×	2's complement or floating point multiplication (both used for either)	
div	2's complement integer division	
mod	2's complement modulo	
/	Floating point division	
<	2's complement less-than comparison	
>	2's complement greater-than comparison	
≤	2's complement less-than or equal comparison	
2	2's complement greater-than or equal comparison	
nor	Bitwise logical NOR	
xor	Bitwise logical XOR	
and	Bitwise logical AND	
or	Bitwise logical OR	
not	Bitwise inversion	
&&	Logical (non-Bitwise) AND	
<<	Logical Shift left (shift in zeros at right-hand-side)	
>>	Logical Shift right (shift in zeros at left-hand-side)	
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers	
GPR[x]	CPU general-purpose register $x$ . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$ .	
SGPR[s,x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. <i>SGPR[s,x]</i> refers to GPR set <i>s</i> , register <i>x</i> .	
FPR[x]	Floating Point operand register x	
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].	
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>	
CPR[z,x,s]	Coprocessor unit z, general register x, select s	
CP2CPR[x]	Coprocessor unit 2, general register <i>x</i>	
CCR[z,x]	Coprocessor unit z, control register x	
CP2CCR[x]	Coprocessor unit 2, control register x	
COC[z]	Coprocessor unit z condition signal	
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number	
BigEndianMem	Endian mode as configured at chip reset (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.	
BigEndianCPU	The endianness for load and store instructions (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).	
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (SR <sub>RE</sub> and User mode).	

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning				
LLbit	y operation for instructions that provide atomic read-mo is tested by the conditional store. It is cleared, during ot d no longer be atomic. In particular, it is cleared by excep	her CPU operation,			
I:, I+n:, I-n:	time during which instruction appear time label of <b>I</b> . Sor instruction time of labeled with the in appears to occur. Finstruction. Such a register in a section. The effect of pseudime" as the effect sequence, the effect different instruction.	curs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction ring which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current ion appear to occur during the instruction into a per occur either earlier or later — that is, during the ion time of another instruction. When this happens, the instruction operation is written in sections with the instruction time, relative to the current instruction <b>I</b> , in which the effect of that pseudocode to occur. For example, an instruction may have a result that is not available until after the next ion. Such an instruction has the portion of the instruction operation description that writes the result in a section labeled <b>I+1</b> .  Let of pseudocode statements for the current instruction labelled <b>I+1</b> appears to occur "at the same is the effect of pseudocode statements labeled <b>I</b> for the following instruction. Within one pseudocode re, the effects of the statements take place in order. However, between sequences of statements for t instructions that occur "at the same time," there is no defined order. Programs must not depend on a rar order of evaluation between such sections.  Legram Counter value. During the instruction time of an instruction, this is the address of the instructed. The address of the instruction that occurs during the next instruction time is determined by assignable to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any rode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS 16e instruction time of the instruction in the branch delay slot.  LIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the didress into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register acception. The PC value contains a full 32-bit address all of which are significant during a memory ref-			
PC	tion word. The adding a value to PC of pseudocode statemention) or 4 before the instruction time of In the MIPS Archinestart address into				
			MIPS16e Application Specific Extension or the microMit register that determines in which mode the processor		
		Encoding	Meaning		
		0	The processor is executing 32-bit MIPS instructions		
		1	The processor is executing MIIPS16e or microMIPS instructions		
	In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor stores a combined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception.				
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.				
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.			has 32 64-bit FPRs	
MIPS64 implementations have a compatibility mode in which the processor referer a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the ister. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is ates with 32 64-bit FPRs.  The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> registers.			th a case <b>FP32RegisterMode</b> is computed from the FR to or operates as if it had 32 32-bit FPRs. If this bit is a 1, to	oit in the Status reg-	

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(exception, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

# 1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

# **Guide to the Instruction Set**

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

# 2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 19
- "Instruction Descriptive Name and Mnemonic" on page 19
- "Format Field" on page 19
- "Purpose Field" on page 20
- "Description Field" on page 20
- "Restrictions Field" on page 20
- "Operation Field" on page 21
- "Exceptions Field" on page 21
- "Programming Notes and Implementation Notes Fields" on page 22

Instruction Mnemonic and **EXAMPLE Example Instruction Name** Descriptive Name **EXAMPLE** 16 15 31 26 25 21 20 11 10 6 5 0 Instruction encoding constant and variable field **SPECIAL** 0 **EXAMPLE** 0 names and values rt rd 000000 00000 000000 6 5 5 5 5 6 Architecture level at which instruction was defined/redefined Format: MIPS32 EXAMPLE fd, rs, rt Assembler format(s) for each definition **Purpose:** Example Instruction Name Short description -To execute an EXAMPLE op. Symbolic description . **Description:**  $GPR[rd] \leftarrow GPR[r]s$  example op GPR[rt]This section describes the operation of the instruction in text, tables, and illustrations. It Full description of . includes information that would be difficult to encode in the Operation section. instruction operation Restrictions: Restrictions on instruction and operands This section lists any restrictions for the instruction. This can include values of the instruction encoding fields such as register specifiers, operand values, operand formats, address alignment, instruction scheduling hazards, and type of memory access for addressed locations. High-level language Operation: description of instruction operation /\* This section describes the operation of an instruction in \*/ /\* a high-level pseudo-language. It is precise in ways that /\* the Description section is not, but is also missing \* / /\* information that is hard to express in pseudocode. \* / ← GPR[rs] exampleop GPR[rt] temp  $GPR[rd] \leftarrow temp$ Exceptions that -**Exceptions:** instruction can cause A list of exceptions taken by the instruction Notes for programmers \_ → Programming Notes: Information useful to programmers, but not necessary to describe the operation of the instruction Notes for implementors \_ Implementation Notes:

Figure 2.1 Example of Instruction Description

Like Programming Notes, except for processor implementors

#### 2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

26 25 6 5 31 21 20 16 15 11 10 0 **SPECIAL** 0 ADD rt rd rs 000000 00000 100000 6 5 6

Figure 2.2 Example of Instruction Fields

#### 2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic

Add Word ADD

#### 2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Figure 2.4 Example of Instruction Format

Format: ADD fd,rs,rt MIPS32

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

#### 2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

#### Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

# 2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

#### Figure 2.6 Example of Instruction Description

**Description:**  $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rd.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR rt" is CPU general-purpose register specified by the instruction field rt. "FPR fs" is the floating point operand register specified by the instruction field fs. "CP1 register fd" is the coprocessor 1 general register specified by the instruction field fd. "FCSR" is the floating point Control /Status register.

#### 2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD.fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)

- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

#### Figure 2.7 Example of Instruction Restrictions

#### **Restrictions:**

None

#### 2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation

# Operation:

```
\begin{array}{l} \text{temp} \leftarrow (\text{GPR}[\text{rs}]_{31} | | \text{GPR}[\text{rs}]_{31..0}) \ + \ (\text{GPR}[\text{rt}]_{31} | | \text{GPR}[\text{rt}]_{31..0}) \\ \text{if } \text{temp}_{32} \neq \text{temp}_{31} \text{ then} \\ \text{SignalException}(\text{IntegerOverflow}) \\ \text{else} \\ \text{GPR}[\text{rd}] \leftarrow \text{temp} \\ \text{endif} \end{array}
```

See 2.2 "Operation Section Notation and Functions" on page 22 for more information on the formal notation used here.

#### 2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

Figure 2.9 Example of Instruction Exception

#### **Exceptions:**

Integer Overflow

An instruction may cause implementation-dependent exceptions that are not present in the Exceptions section.

#### 2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

#### Figure 2.10 Example of Instruction Programming Notes

#### **Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

# 2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 22
- "Pseudocode Functions" on page 22

#### 2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

#### 2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 22
- "Memory Operation Functions" on page 24
- "Floating Point Functions" on page 27
- "Miscellaneous Functions" on page 30

#### 2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

#### COP LW

The COP\_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

#### Figure 2.11 COP\_LW Pseudocode Function

```
COP_LW (z, rt, memword)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memword: A 32-bit word value supplied to the coprocessor
   /* Coprocessor-dependent action */
endfunction COP_LW
```

#### COP LD

The COP\_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

#### Figure 2.12 COP\_LD Pseudocode Function

```
COP_LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP_LD
```

#### COP SW

The COP\_SW function defines the action taken by coprocessor *z* to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

#### Figure 2.13 COP\_SW Pseudocode Function

```
dataword ← COP_SW (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  dataword: 32-bit word value

  /* Coprocessor-dependent action */
endfunction COP_SW
```

#### COP SD

The COP\_SD function defines the action taken by coprocessor *z* to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

#### Figure 2.14 COP\_SD Pseudocode Function

```
datadouble ← COP_SD (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  datadouble: 64-bit doubleword value
  /* Coprocessor-dependent action */
endfunction COP_SD
```

#### **CoprocessorOperation**

The CoprocessorOperation function performs the specified Coprocessor operation.

#### Figure 2.15 CoprocessorOperation Pseudocode Function

```
CoprocessorOperation (z, cop_fun)

/* z: Coprocessor unit number */
   /* cop_fun: Coprocessor function from function field of instruction */

/* Transmit the cop_fun value to coprocessor z */

endfunction CoprocessorOperation
```

#### 2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

#### AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

#### Figure 2.16 AddressTranslation Pseudocode Function

```
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)

/* pAddr: physical address */
   /* CCA: Cacheability&Coherency Attribute, the method used to access caches*/
```

```
/* and memory and resolve the reference */

/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */

/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
endfunction AddressTranslation
```

#### LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```
MemElem \leftarrow LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
   /* MemElem:
                 Data is returned in a fixed width with a natural alignment. The */
   /*
                 width is the same size as the CPU general-purpose register, */
   /*
                 32 or 64 bits, aligned on a 32- or 64-bit boundary, */
   /*
                 respectively. */
   /* CCA:
                 {\tt Cacheability\&CoherencyAttribute=method\ used\ to\ access\ caches\ */}
                 and memory and resolve the reference */
   /* AccessLength: Length, in bytes, of access */
   /* pAddr:
                 physical address */
   /* vAddr:
                 virtual address */
   /* IorD:
                 Indicates whether access is for Instructions or Data */
endfunction LoadMemory
```

#### StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

#### Figure 2.18 StoreMemory Pseudocode Function

```
StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
```

```
/* CCA:
            Cacheability&Coherency Attribute, the method used to access */
/*
            caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
/* The width is the same size as the CPU general */
/*
            purpose register, either 4 or 8 bytes, */
/*
            aligned on a 4- or 8-byte boundary. For a */
/*
           partial-memory-element store, only the bytes that will be*/
/*
            stored must be valid.*/
/* pAddr: physical address */
/* vAddr: virtual address */
```

endfunction StoreMemory

#### Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

#### Figure 2.19 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
endfunction Prefetch
```

Table 2.1 lists the data access lengths and their labels for loads and stores.

Table 2.1 AccessLength Specifications for Loads/Stores

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

#### **SyncOperation**

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

#### Figure 2.20 SyncOperation Pseudocode Function

```
SyncOperation(stype)
  /* stype: Type of load/store ordering to perform. */
  /* Perform implementation-dependent operation to complete the */
  /* required synchronization operation */
endfunction SyncOperation
```

#### 2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

#### **ValueFPR**

The ValueFPR function returns a formatted value from the floating point registers.

#### Figure 2.21 ValueFPR Pseudocode Function

```
value ← ValueFPR(fpr, fmt)
   /* value: The formattted value from the FPR */
   /* fpr:
              The FPR number */
   /* fmt:
              The format of the data, one of: */
   /*
              S, D, W, L, PS, */
   /*
              OB, QH, */
   /*
              UNINTERPRETED_WORD, */
   /*
              UNINTERPRETED DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
          valueFPR \leftarrow FPR[fpr]
       D, UNINTERPRETED_DOUBLEWORD:
           if (FP32RegistersMode = 0)
              if (fpr_0 \neq 0) then
                  valueFPR ← UNPREDICTABLE
              else
                  valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> | FPR[fpr]<sub>31..0</sub>
              endif
           else
              valueFPR \leftarrow FPR[fpr]
           endif
       L, PS:
           if (FP32RegistersMode = 0) then
              valueFPR \leftarrow UNPREDICTABLE
```

```
else
valueFPR ← FPR[fpr]
endif

DEFAULT:
valueFPR ← UNPREDICTABLE

endcase
endfunction ValueFPR
```

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

#### StoreFPR

Figure 2.22 StoreFPR Pseudocode Function

```
StoreFPR (fpr, fmt, value)
                  /* fpr:
                                                                         The FPR number */
                  /* fmt:
                                                                        The format of the data, one of: */
                  /*
                                                                          S, D, W, L, PS, */
                 /*
                                                                         OB, QH, */
                  /*
                                                                         UNINTERPRETED_WORD, */
                  /*
                                                                          UNINTERPRETED_DOUBLEWORD */
                 /* value: The formattted value to be stored into the FPR */
                  /* The UNINTERPRETED values are used to indicate that the datatype */
                  /* is not known as, for example, in LWC1 and LDC1 */
                  case fmt of
                                    S, W, UNINTERPRETED_WORD:
                                                       FPR[fpr] \leftarrow value
                                    D, UNINTERPRETED_DOUBLEWORD:
                                                       if (FP32RegistersMode = 0)
                                                                          if (fpr_0 \neq 0) then
                                                                                             UNPREDICTABLE
                                                                          else
                                                                                            FPR[fpr] \leftarrow UNPREDICTABLE^{32} \parallel value_{31} \parallel value_{32} \parallel value_{32}
                                                                                             FPR[fpr+1] \leftarrow UNPREDICTABLE^{32} \parallel value_{63...32}
                                                                          endif
                                                       else
                                                                          FPR[fpr] \leftarrow value
                                                       endif
                                    L, PS:
                                                       if (FP32RegistersMode = 0) then
                                                                          UNPREDICTABLE
                                                       else
                                                                          FPR[fpr] \leftarrow value
                                                       endif
                  endcase
```

```
endfunction StoreFPR
```

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

#### CheckFPException

#### Figure 2.23 CheckFPException Pseudocode Function

#### **FPConditionCode**

The FPConditionCode function returns the value of a specific floating point condition code.

#### Figure 2.24 FPConditionCode Pseudocode Function

```
tf ←FPConditionCode(cc)

/* tf: The value of the specified condition code */

/* cc: The Condition code number in the range 0..7 */

if cc = 0 then
    FPConditionCode ← FCSR<sub>23</sub>
else
    FPConditionCode ← FCSR<sub>24+cc</sub>
endif
endfunction FPConditionCode
```

#### **SetFPConditionCode**

The SetFPConditionCode function writes a new value to a specific floating point condition code.

#### Figure 2.25 SetFPConditionCode Pseudocode Function

```
\label{eq:SetFPConditionCode} SetFPConditionCode(cc, tf) \\ if cc = 0 then \\ FCSR \leftarrow FCSR_{31...24} \mid\mid tf \mid\mid FCSR_{22...0} \\ else \\ FCSR \leftarrow FCSR_{31...25+cc} \mid\mid tf \mid\mid FCSR_{23+cc...0} \\ endif \\ endfunction SetFPConditionCode \\
```

#### 2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

#### SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.26 SignalException Pseudocode Function

```
SignalException(Exception, argument)

/* Exception: The exception condition that exists. */
  /* argument: A exception-dependent argument, if any */
endfunction SignalException
```

#### Signal Debug Breakpoint Exception

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.27 SignalDebugBreakpointException Pseudocode Function

```
SignalDebugBreakpointException()
endfunction SignalDebugBreakpointException
```

#### Signal Debug Mode Breakpoint Exception

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function

```
SignalDebugModeBreakpointException() endfunction SignalDebugModeBreakpointException
```

#### **NullifyCurrentInstruction**

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

#### Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```
NullifyCurrentInstruction()
endfunction NullifyCurrentInstruction
```

#### **JumpDelaySlot**

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

#### Figure 2.30 JumpDelaySlot Pseudocode Function

```
JumpDelaySlot(vAddr)
    /* vAddr:Virtual address */
endfunction JumpDelaySlot
```

#### **PolyMult**

The PolyMult function multiplies two binary polynomial coefficients.

#### Figure 2.31 PolyMult Pseudocode Function

```
\label{eq:polyMult} \begin{split} \text{PolyMult}(\textbf{x}, \ \textbf{y}) & \text{temp} \leftarrow \textbf{0} \\ \text{for i in 0 ... 31} & \text{if } \textbf{x}_i = 1 \text{ then} \\ & \text{temp} \leftarrow \text{temp xor } (\textbf{y}_{(31-i)...0} \ || \ \textbf{0}^i) \\ & \text{endif} \\ & \text{endfor} \\ & \text{PolyMult} \leftarrow \text{temp} \\ \end{split}
```

# 2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, op=COP1 and function=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

#### 2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs, ft, immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

#### **Guide to the Instruction Set**

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.  See "Op and Function Subfield Notation" on page 31 for a description of the <i>op</i> and <i>function</i> subfields.
See "Op and Function Subfield Notation" on page 31 for a description of the op and function subfields.

# The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture

This chapter describes the purpose and key features of the MIPS16e<sup>TM</sup> Application-Specific Extension (ASE) to the MIPS32® Architecture. The MIPS16e ASE is an enhancement to the previous MIPS16<sup>TM</sup> ASE which provides additional instructions to improve the compaction of the code.

# 3.1 Base Architecture Requirements

The MIPS16e ASE requires the following base architecture support:

• The MIPS32 or MIPS64 Architecture: The MIPS16e ASE requires a compliant implementation of the MIPS32 or MIPS64 Architecture.

#### 3.2 Software Detection of the ASE

Software may determine if the MIPS16e ASE is implemented by checking the state of the CA bit in the *Config1* CP0 register.

# 3.3 Compliance and Subsetting

There are no instruction subsets of the MIPS16e ASE to the MIPS64 Architecture — all MIPS16e instructions must be implemented. Specifically, this means that the original MIPS16 ASE is not an allowable subset of the MIPS16e ASE. For the MIPS16e ASE to the MIPS32 Architecture, the instructions which require a 64-bit processor are not implemented and execution of such an instruction must cause a Reserved Instruction exception.

#### 3.4 MIPS16e Overview

The MIPS16e ASE allows embedded designs to substantially reduce system cost by reducing overall memory requirements. The MIPS16e ASE is compatible with any combination of the MIPS32 or MIPS64 Architectures, and existing MIPS binaries can be run without modification on any embedded processor implementing the MIPS16e ASE.

The MIPS16e ASE must be implemented as part of a MIPS based host processor that includes an implementation of the MIPS Privileged Resource Architecture, and the other components in a typical MIPS based system.

This volume describes only the MIPS16e ASE, and does not include information about any specific hardware implementation such as processor-specific details, because these details may vary with implementation. For this information, please refer to the specific processor's user manual.

This chapter presents specific information about the following topics:

#### The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture

- "MIPS16e ASE Features" on page 34
- "MIPS16e Register Set" on page 34
- "MIPS16e ISA Modes" on page 36
- "JALX, JR, JR.HB, JALR and JALR.HB Operations in MIPS16e and MIPS32 Mode" on page 37
- "MIPS16e Instruction Summaries" on page 38
- "MIPS16e PC-Relative Instructions" on page 40
- "MIPS16e Extensible Instructions" on page 41
- "MIPS 16e Implementation-Definable Macro Instructions" on page 42
- "MIPS16e Jump and Branch Instructions" on page 43
- "MIPS16e Instruction Formats" on page 43
- "Instruction Bit Encoding" on page 47
- "MIPS16e Instruction Stream Organization and Endianness" on page 50
- "MIPS16e Instruction Fetch Restrictions" on page 51

#### 3.5 MIPS16e ASE Features

The MIPS16e ASE includes the following features:

- allows MIPS16e instructions to be intermixed with existing MIPS instruction binaries
- is compatible with the MIPS32 and MIPS64 instruction sets
- allows switching between MIPS16e and 32-bit MIPS Mode
- supports 8, 16, 32, and 64-bit data types (64-bit only in conjunction with MIPS64)
- defines eight general-purpose registers, as well as a number of special-purpose registers
- defines special instructions to increase code density (Extend, PC-relative instructions)

The MIPS16e ASE contains some instructions that are available on MIPS64 host processors only. These instructions must cause a Reserved Instruction exception on 32-bit processors, or on 64-bit processors on which 64-bit operations have not been enabled.

# 3.6 MIPS16e Register Set

The MIPS16e register set is listed in Table 3.1 and Table 3.2. This register set is a true subset of the register set available in 32-bit mode; the MIPS16e ASE can directly access 8 of the 32 registers available in 32-bit mode.

In addition to the eight general-purpose registers, 0-7, listed in Table 3.1, specific instructions in the MIPS16e ASE reference the stack pointer register (sp), the return address register (ra), the condition code register (t8), and the program counter (PC). Of these, Table 3.1 lists sp, ra, and t8, and Table 3.2 lists the MIPS16e special-purpose registers, including PC.

The MIPS16e ASE also contains two move instructions that provide access to all 32 general-purpose registers.

Table 3.1 MIPS16e General-Purpose Registers

MIPS16e Register Encoding <sup>1</sup>	32-Bit MIPS Register Encoding <sup>2</sup>	Symbolic Name (From ArchDefs.h) <sup>3</sup>	Description
0	16	s0	General-purpose register
1	17	s1	General-purpose register
2	2	v0	General-purpose register
3	3	v1	General-purpose register
4	4	a0	General-purpose register
5	5	a1	General-purpose register
6	6	a2	General-purpose register
7	7	a3	General-purpose register
N/A	24	t8	MIPS16e Condition Code register; implicitly referenced by the BTEQZ, BTNEZ, CMP, CMPI, SLT, SLTU, SLTI, and SLTIU instructions
N/A	29	sp	Stack pointer register
N/A	31	ra	Return address register

<sup>1. &</sup>quot;0-7" correspond to the register's MIPS16e binary encoding and show how that encoding relates to the MIPS registers. "0-7" never refer to the registers, except within the binary MIPS16e instructions. From the assembler, only the MIPS names (\$16, \$17, \$2, etc.) or the symbolic names (\$0, \$1, \$v0, etc.) refer to the registers. For example, to access register number 17 in the register file, the programmer references \$17 or \$1, even though the MIPS16e binary encoding for this register is 001.

Table 3.2 MIPS16e Special-Purpose Registers

Symbolic Name	Purpose
PC	Program counter. The PC-relative Add and Load instructions can access this register as an operand.
HI	Contains high-order word of multiply or divide result.

<sup>2.</sup> General registers not shown in the above table are not accessible through the MIPS16e instruction set, except by using the Move instructions. The MIPS16e Move instructions can access all 32 general-purpose registers.

<sup>3.</sup> The MIPS16e condition code register is referred to as T, t8, or \$24 throughout this document, depending on the context. All three names refer to the same physical register.

Table 3.2 MIPS16e Special-Purpose Registers

Symbolic Name	Purpose
LO	Contains low-order word of multiply or divide result.

#### 3.7 MIPS16e ISA Modes

This section describes the following:

- the ISA modes available in the architecture, page 36
- the purpose of the *ISA Mode* field, page 36
- how to switch between 32-bit MIPS and MIPS16e modes, page 36
- the role of the jump instructions when switching modes, page 37

#### 3.7.1 Modes Available in the MIPS16e Architecture

There are two ISA modes defined in the MIPS16e Architecture, as follows:

- MIPS 32-bit mode (32-bit instructions)
- MIPS16e mode (16-bit instructions)

#### 3.7.2 Defining the ISA Mode Field

The ISA Mode bit controls the type of code that is executed, as follows:

**Table 3.3 ISA Mode Bit Encodings** 

Encoding	Mode
060	MIPS 32-bit mode. In this mode, the processor executes 32-bit MIPS instructions.
0b1	MIPS16e mode. In this mode, the processor executes MIPS16e instructions.

In MIPS 32-bit mode and MIPS16e mode, the JALX, JR, JALR, JALRC, and JRC instructions can change the *ISA Mode* bit, as described in Section 3.7.4, "Using MIPS16e Jump Instructions to Switch Modes".

#### 3.7.3 Switching Between Modes When an Exception Occurs

When an exception occurs (including a Reset exception), the *ISA Mode* bit is cleared so that exceptions are handled by 32-bit code.

The ISA Mode in which the processor was running at the time that the exception occurred is visible to software as bit 0 of the Coprocessor 0 register in which the restart address is stored (*EPC*, *ErrorEPC*, or *DEPC*). See the description of these instructions in Volume III for a complete description of this process.

After the processor switches to 32-bit mode following a Reset exception, the processor starts execution at the 32-bit mode Reset exception vector.

## 3.7.4 Using MIPS16e Jump Instructions to Switch Modes

The MIPS16e application-specific extension supports procedure calls and returns from both MIPS16e and 32-bit MIPS code to both MIPS16e and 32-bit MIPS code. The following instructions are used:

- The JAL instruction supports calls to the same ISA.
- The JALX instruction supports calls that change the ISA.
- The JALR, JALR.HB and JALRC instructions support calls to either ISA.
- The JR, JR.HB and JRC instructions support returns to either ISA.

The JALR, JALR, JALR.HB, JALRC, and JALX instructions save the *ISA Mode* bit in bit 0 of the general register containing the return address. The contents of this general register may be used by a future JR, JR.HB, JRC, JALR, or JALRC instruction to return and restore the ISA Mode.

The JALX instruction in both modes switches to the other ISA (it changes  $0b0 \rightarrow 0b1$  and  $0b1 \rightarrow 0b0$ ).

The JR, JR.HB, JALR and JALR.HB instructions in both modes load the *ISA Mode* bit from bit 0 of the general register holding the target address. Bit 0 of the general register is not part of the target address; bit 0 of PC is loaded with a 0 so that no address exceptions can occur.

The JRC and JALRC instructions in MIPS16e mode load the *ISA Mode* bit from bit 0 of the general register holding the target address. Bit 0 of the general register is not part of the target address; bit 0 of PC is loaded with a 0 so that no address exceptions can occur.

# 3.8 JALX, JR, JR.HB, JALR and JALR.HB Operations in MIPS16e and MIPS32 Mode

The behavior of five of the 32-bit MIPS instructions—JALX, JR, JR.HB, JALR, JALR.HB —differs between those processors that implement MIPS16e and those processors that do not.

In processors that implement the MIPS16e ASE, the five instructions behave as follows:

- The JALX instruction executes a JAL and switches to the other mode.
- JR, JR.HB, JALR and JALR.HB instructions load the *ISA Mode* bit from bit 0 of the source register. Bit 0 of PC is loaded with a 0, and no Address exception can occur when bit 0 of the source register is a 1 (MIPS16e mode).

In CPUs that do not implement the MIPS16e ASE, the five instructions behave as follows:

- JALX instructions cause a Reserved Instruction exception.
- JR, JR.HB, JALR and JALR.HB instructions cause an Address exception on the target instruction fetch when bit 0 of the source register is a 1.

#### 3.9 MIPS16e Instruction Summaries

This section describes the various instruction categories and then summarizes the MIPS16e instructions included in each category. Extensible instructions are also identified.

There are six instruction categories:

- **Loads and Stores**—These instructions move data between memory and the GPRs.
- Save and Restore—These instructions create and tear down stack frames.
- Computational—These instructions perform arithmetic, logical, and shift operations on values in registers.
- **Jump and Branch**—These instructions change the control flow of a program.
- **Special**—This category includes the Break and Extend instructions. Break transfers control to an exception handler, and Extend enlarges the *immediate* field of the next instruction.
- **Implemention-Definable Macro Instructions**—This category includes the capability of defining macros that are replaced at execution time by a set of 32-bit MIPS instructions, with appropriate parameter substitution.

Tables 3.4 through 3.12 list the MIPS16e instruction set.

Table 3.4 MIPS16e Load and Store Instructions

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
LB	Load Byte	Yes	No
LBU	Load Byte Unsigned	Yes	No
LH	Load Halfword	Yes	No
LHU	Load Halfword Unsigned	Yes	No
LW	Load Word	Yes	No
SB	Store Byte	Yes	No
SH	Store Halfword	Yes	No
SW	Store Word	Yes	No

Table 3.5 MIPS16e Save and Restore Instructions

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
RESTORE	Restore Registers and Deallocate Stack Frame	Yes	No
SAVE	Save Registers and SetUp Stack Frame	Yes	No

**Table 3.6 MIPS16e ALU Immediate Instructions** 

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
ADDIU	Add Immediate Unsigned	Yes	No
CMPI	Compare Immediate	Yes	No
LI	Load Immediate	Yes	No
SLTI	Set on Less Than Immediate	Yes	No
SLTIU	Set on Less Than Immediate Unsigned	Yes	No

Table 3.7 MIPS16e Arithmetic One, Two or Three Operand Register Instructions

Mnemon	ic Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
ADD	Add Unsigned	No	No
AND	AND	No	No
CMP	Compare	No	No
MOVE	Move	No	No
NEG	Negate	No	No
NOT	Not	No	No
OR	OR	No	No
SEB	Sign-Extend Byte	No	No
SEH	Sign-Extend Halfword	No	No
SLT	Set on Less Than	No	No
SLTU	Set on Less Than Unsigned	No	No
SUBU	Subtract Unsigned	No	No
XOR	Exclusive OR	No	No
ZEB	Zero-extend Byte	No	No
ZEH	Zero-Extend Halfword	No	No

## **Table 3.8 MIPS16e Special Instructions**

Mnemonio	•	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
BREAK	Breakpoint		No	No
EXTEND	Extend		No	No

**Table 3.9 MIPS16e Multiply and Divide Instructions** 

Mnemoni	ic Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
DIV	Divide	No	No
DIVU	Divide Unsigned	No	No
MFHI	Move From HI	No	No
MFLO	Move From LO	No	No
MULT	Multiply	No	No
MULTU	Multiply Unsigned	No	No

**Table 3.10 MIPS16e Jump and Branch Instructions** 

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
В	Branch Unconditional	Yes	No
BEQZ	Branch on Equal to Zero	Yes	No
BNEZ	Branch on Not Equal to Zero	Yes	No
BTEQZ	Branch on T Equal to Zero	Yes	No
BTNEZ	Branch on T Not Equal to Zero	Yes	No
JAL <sup>1</sup>	Jump and Link	No	No
JALR	Jump and Link Register	No	No
JALRC	Jump and Link Register Compact	No	No
JALX1	Jump and Link Exchange	No	No
JR	Jump Register	No	No
JRC	Jump Register Compact	No	No

<sup>1.</sup> The JAL and JALX instructions are not extensible because they are inherently 32-bit instructions.

**Table 3.11 MIPS16e Shift Instructions** 

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
SRA	Shift Right Arithmetic	Yes	No
SRAV	Shift Right Arithmetic Variable	No	No
SLL	Shift Left Logical	Yes	No
SLLV	Shift Left Logical Variable	No	No
SRL	Shift Right Logical	Yes	No
SRLV	Shift Right Logical Variable	No	No

**Table 3.12 Implementation-Definable Macro Instructions** 

Mnemonic	Instruction	Extensible Instruction?	Implemented Only on MIPS64 Processors?
ASMACRO	Implementation-Definable Macro Instructions	Yes <sup>1</sup>	No

<sup>1.</sup> The Implementation-Definable Macro Instructions are always extended instructions. There are no 16-bit macro instruction

## 3.10 MIPS16e PC-Relative Instructions

The MIPS16e ASE provides PC-relative addressing for four instructions, in both extended and non-extended versions. The two instructions are listed in Table 3.13.

**Table 3.13 PC-Relative MIPS16e Instructions** 

Instruction	Use	
Load Word	LW rx, offset(pc)	
Add Immediate Unsigned	ADDIU rx, pc, immediate	

These instructions use the PC value of either the PC-relative instruction itself or the PC value for the preceding instruction as the base for address calculation.

Table 3.14 summarizes the address calculation base used for the various instruction combinations.

**Table 3.14 PC-Relative Base Used for Address Calculation** 

Instruction	BasePC Value
Non-extended PC-relative instruction not in Jump Delay Slot	Address of instruction
Extended PC-relative instruction	Address of Extend instruction
Non-extended PC-relative instruction in JR or JALR jump delay slot	Address of JR or JALR instruction
Non-extended PC-relative instruction in JAL or JALX jump delay slot	Address of first JAL or JALX halfword

The JRC and JALRC instructions do not have delay slots and do not affect the PC-relative base address calculated for an instruction immediately following the JRC or JALRC.

In the descriptive summaries of PC-relative instructions, located in Tables 3.13 and 3.14, the PC value used as the basis for calculating the address is referred to as the BasePC value. The BasePC equals the *Exception Program Counter (EPC)* value associated with the PC-relative instruction.

#### 3.11 MIPS16e Extensible Instructions

This section explains the purpose of an *Extend* instruction, how to use it, and which MIPS16e instructions are extensible.

The Extend instruction allows you to enlarge the *immediate* field of any MIPS16e instruction whose *immediate* field is smaller than the *immediate* field in the equivalent 32-bit MIPS instruction. The Extend instruction is a prefix which modifies the behavior of the instruction which follows it, and must always immediately precede the instruction whose *immediate* field you want to extend. Every extended instruction uses 4 bytes in program memory instead of 2 bytes (2 bytes for Extend and 2 bytes for the instruction being extended), and it can cross a word boundary. The PC value of an extended instruction is the address of the halfword containing the Extend.

For example, the following MIPS16e instruction contains a five-bit *immediate*.

```
LW ry, offset(rx)
```

The *immediate* expands to 16 bits (0b000000000 || offset || 0b00) before execution in the pipeline. This allows 32 different offset values of 0, 4, 8, and up through 124, in increments of 4. Once extended, this instruction can hold any of the 65,536 values in the range -32768 through 32767 that are also available with the 32-bit MIPS version of the LW instruction.

Shift instructions are extended to unsigned *immediates* of 5 bits. All other immediate instructions expand to either signed or unsigned 16-bit immediates. There is only one exception which can be extended to a 15-bit signed *immediate*:

```
ADDIU ry, rx, immediate
```

Unlike most other extended instructions, an extended RESTORE or SAVE instruction provides both a larger frame size adjustment, and the ability to save and restore more registers than the non-extended version.

Once both halves of an extended instruction have been fetched and the instruction starts flowing down the pipeline, the instruction is treated as a single entity, not as independent instructions. This implies that an exception or interrupt never reports an EPC value between the EXTEND and the instruction being extended, and that EJTAG single step treats an instruction step as the execution of the entire extended instruction, not the components.

There is only one restriction on the location of extensible instructions: They may not be placed in jump delay slots. Doing so causes **UNPREDICTABLE** results.

Table 3.15 lists the MIPS16e extensible instructions, the size of their *immediate*, and how much each *immediate* can be extended when preceded with an Extend instruction. Executing an instruction which is not extensible (those which are maked No in the "Extensible Instruction?" column of Table 3.4 through Table 3.12, including the EXTEND instruction itself) must cause a Reserved Instruction Exception.

**Table 3.15 MIPS16e Extensible Instructions** 

Mnemonic	MIPS16e Instruction	MIPS16e Immediate	<b>Extended Immediate</b>
ADDIU	Add Immediate Unsigned	4 (ADDIU ry, rx, imm)	15 (ADDIU ry, rx, imm) 16
В	Branch Unconditional	11	16
BEQZ	Branch on Equal to Zero	8	16
BNEZ	Branch on Not Equal to Zero	8	16
BTEQZ	Branch on T Equal to Zero	8	16
BTNEZ	Branch on T Not Equal to Zero	8	16
CMPI	Compare Immediate	8	16
LB	Load Byte	5	16
LBU	Load Byte Unsigned	5	16
LD	Load Doubleword	5	16
LH	Load Halfword	5	16
LHU	Load Halfword Unsigned	5	16
LI	Load Immediate	8	16
LW	Load Word	5 (or 8)	16
RESTORE	Restore Registers and Deallocate Stack Frame	4	8
SAVE	Save Registers and Set Up Stack Frame	4	8
SB	Store Byte	5	16
SH	Store Halfword	5	16
SLL	Shift Left Logical	3	5
SLTI	Set on Less Than Immediate	8	16
SLTIU	Set on Less Than Immediate Unsigned	8	16
SRA	Shift Right Arithmetic	3	5
SRL	Shift Right Logical	3	5
SW	Store Word	5 (or 8)	16

# 3.12 MIPS16e Implementation-Definable Macro Instructions

Previous revisions of the MIPS16e ASE assumed that most MIPS16e instructions mapped to a single 32-bit MIPS instruction. However, there are several MIPS16e instructions for which there is no corresponding 32-bit MIPS

42MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture, Revision 2.62

instruction equivalent. The addition of the SAVE and RESTORE instructions introduced the possibility that a single MIPS16e instruction expand to a fixed sequence of multiple 32-bit instructions. The obvious extension to this capability is the ability to define a *Macro* capability in which a single extended MIPS16e instruction can be expanded into a sequence of 32-bit MIPS instructions, with parameter substitution done between fields of the macro instruction and fields of the expanded instructions. This is the concept behind the addition of Implementation-Definable Macro Instructions to the MIPS16e ASE.

The term "Implementation-Definable" refers to the fact that the macro definitions are created when the processor is implemented, rather than via a programmable mechanism that is available to the user of the processor. The macro definitions, expansions, and parameter substitutions are defined when the processor is implemented, and is therefore implementation-dependent. The programmer visible representation of this macro capability is provided by the ASMACRO (for Application Specific Macro) instruction, as defined in the next chapter.

## 3.13 MIPS16e Jump and Branch Instructions

Jump and Branch instructions change the control flow of a program.

The JAL, JALR, JALX, and JR instructions occur with a one-instruction delay. That is, the instruction immediately following the jump is always executed, whether or not the jump is taken.

Branch instructions and the JALRC and JRC jump instructions do not have a delay slot. If a branch or jump is taken, the instruction immediately following the branch or jump is never executed. If the branch or jump is not taken, the instruction following the branch or jump is always executed.

Branch, jump and extended instructions may not be placed in jump delay slots. Doing so causes **UNPREDICTABLE** results.

#### 3.14 MIPS16e Instruction Formats

This section defines the format<sup>1</sup> for each MIPS16e instruction type and includes formats for both normal and extended instructions.

Every MIPS16e instruction consists of 16 bits aligned on a halfword boundary. All variable subfields in an instruction format (such as rx, ry, rz, and immediate) are shown in lowercase letters.

The two instruction subfields op and funct have constant values for specific instructions. These values are given in their uppercase mnemonic names. For example, op is LB in the Load Byte instruction; op is RRR and function is ADDU in the Add Unsigned instruction.

Definitions for the fields that appear in the instruction formats are summarized in Table 3.16.

Table 3.16 MIPS16e Instruction Fields

Field	Definition
funct or f	Function field
immediate or imm	4-, 5-, 8-, or 11-bit immediate, branch displacement, or address displacement
op	5-bit major operation code

<sup>1.</sup> As used here, the term *format* means the layout of the MIPS16e instruction word.

#### The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture

rx	3-bit source or destination register specifier
ry	3-bit source or destination register specifier
rz	3-bit source or destination register specifier
sa	3- or 5-bit shift amount

44MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e™ Application-Specific Extension to the MIPS32® Architecture, Revision 2.62

## 3.14.1 I-type instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		op							im	medi	ate				

## 3.14.2 RI-type instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		op				rx					imme	ediate	•		

## 3.14.3 RR-type instruction format

15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RR				rx			ry <sup>1</sup>				funct	i	

<sup>1.</sup> When the funct field is either CNVT or J(AL)R(C), the ry field encodes a sub-function to be performed rather than a register number

## 3.14.4 RRI-type instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		op				rx			ry			im	medi	ate	

## 3.14.5 RRR-type instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		RRR				rx			ry			rz			f	

# 3.14.6 RRI-A type instruction format


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	RRI-A	A			rx			ry		f		imme	ediate	;

## 3.14.7 Shift instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	5	SHIF	Т			rx			ry			sa <sup>1</sup>			f

<sup>1.</sup> The three-bit *sa* field can encode a shift amount of 0 through 7. 0 bit shifts (NOPs) are not possible; a 0 value translates to a shift amount of 8.

## 3.14.8 I8-type instruction format



## 3.14.9 I8\_MOVR32 instruction format (used only by the MOVR32 instruction)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I8			1	funct			ry			r.	32[4:0	)]	

## 3.14.10 I8\_MOV32R instruction format (used only by MOV32R instruction)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		18			İ	funct			r32[	2:0,4	l:3] <sup>1</sup>			rz	

<sup>1.</sup> The r32 field uses special bit encoding. For example, the encoding for \$7 (00111) is 11100 in the r32 field.

# 3.14.11 I8\_SVRS instruction format (used only by the SAVE and RESTORE instructions)

15	14	13	12	11	10	9	8	7	6	5	4	3		0
		I8			S	SVRS	S	s	ra	s0	s1		framesize	

#### 3.14.12 JAL and JALX instruction format

31 30 29 28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JAL	X <sup>1</sup>	in	nme	diate	20:1	16	in	nme	liate	25:2	21						iı	mme	ediat	e 15	5:0						

<sup>1.</sup> If x=0, instruction is JAL. If x=1, instruction is JALX.

#### 3.14.13 EXT-I instruction format

31 30 29 28 27	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
EXTEND	immediate 10:5	immediate 15:11	op	0 0 0 0 0 0 immediate 4:0

#### 3.14.14 ASMACRO instruction format

31 30 29 28 27 26	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11 10	10 9 8	7 6 5	4 3 2 1 0
EXTEND	select p4	p3	RRR	p2	p1	p0

### 3.14.15 EXT-RI instruction format

31 30 29 28 27	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11	10 9 8	7 6	5	4 3 2 1 0
EXTEND	immediate 10:5	immediate 15:11	op	rx	0 0	0	immediate 4:0

## 3.14.16 EXT-RRI instruction format

31 30 29 28 27	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11	10 9 8	7 6 5	4 3 2 1 0
EXTEND	immediate 10:5	immediate 15:11	op	rx	ry	immediate 4:0

#### 3.14.17 EXT-RRI-A instruction format

31 30 29 28 27	26 25 24 23 22 21 20	19 18 17 16	15 14 13 12 11	10 9 8	7 6 5	4	3 2 1 0
EXTEND	immediate 10:4	imm 14:11	RRI-A	rx	ry	f	imm 3:0

#### 3.14.18 EXT-SHIFT instruction format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EX	TEI	ND			5	sa 4:0	0		s5 <sup>1</sup>	0	0	0	0	0		S	HIF	T			rx			ry		0	0	0	f	f

<sup>1.</sup> s5 is equivalent to sa5, the most significant bit of the 6-bit shift amount (sa) field. For extended DSLL shifts, this bit may be either 0 or 1. For all 32-bit extended shifts, s5 must be 0. None of the extended shift instructions perform the 0-to-8 mapping, so 0 bit shifts are possible using the extended format.

#### 3.14.19 EXT-I8 instruction format

31 30 29 28 27	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11	10 9 8 7	6 5	4 3 2 1 0
EXTEND	immediate 10:5	immediate 15:11	I8	funct 0	0 0	immediate 4:0

## 3.14.20 EXT-I8\_SVRS instruction format (used only by the SAVE and RESTORE

31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTE	ND		Х	sreg	;s	fra	ames	ize 7	7:4	0	í	areg	3			I8			S	VRS	2	s	ra	s0	s1	fra	mes	ize 3	0:8

## instructions)

# 3.15 Instruction Bit Encoding

Table 3.18 through Table 3.25 describe the encoding used for the MIPS16e ASE. Table 3.17 describes the meaning of the symbols used in the tables.

**Table 3.17 Symbols Used in the Instruction Encoding Tables** 

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.

**Table 3.17 Symbols Used in the Instruction Encoding Tables** 

Symbol	Meaning
1	Operation or field codes marked with this symbol represent instructions which are not legal if the processor is configured to be backward compatible with MIPS32 processors. If the processor is executing in Kernel Mode, Debug Mode, or 64-bit instructions are enabled, execution proceeds normally. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encodings if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encodings is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception ( <i>SPECIAL2</i> encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
ε	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
ф	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes.
œ	Operation or field codes marked with this symbol are not extensible (see Section 3.11, "MIPS16e Extensible Instructions" on page 41). Executing such an instruction with an EXTEND prefix must cause a Reserved Instruction Exception.

Table 3.18 MIPS16e Encoding of the Opcode Field

op	code	bits 1311							
		0	1	2	3	4	5	6	7
bits	1514	000	001	010	011	100	101	110	111
0	00	ADDIUSP <sup>1</sup>	ADDIUPC <sup>2</sup>	В	$JAL(X) \delta$	BEQZ	BNEZ	SHIFT δ	β
1	01	RRI-A δ	ADDIU8 <sup>3</sup>	SLTI	SLTIU	Ι8 δ	LI	CMPI	β
2	10	LB	LH	$LWSP^4$	LW	LBU	LHU	LWPC <sup>5</sup>	β
3	11	SB	SH	$SWSP^6$	SW	RRR δ	RR δ	EXTEND δ∉	β

- 1. The ADDIUSP opcode is used by the ADDIU rx, sp, immediate instruction
- 2. The ADDIUPC opcode is used by the ADDIU rx, pc, immediate instruction
- 3. The ADDIU8 opcode is used by the ADDIU rx, immediate instruction
- 4. The LWSP opcode is used by the LW rx, offset(sp) instruction
- 5. The LWPC opcode is used by the LW rx, offset(pc) instruction
- 6. The SWSP opcode is used by the SW rx, offset(sp) instruction

Table 3.19 MIPS16e JAL(X) Encoding of the x Field

X	bit 26	
	0	1
	JAL ∉	JALX ∉

Table 3.20 MIPS16e SHIFT Encoding of the f Field

f	bits 10			
	0	1	2	3
	00	01	10	11
	SLL	β	SRL	SRA

Table 3.21 MIPS16e RRI-A Encoding of the f Field

f	bit 4	
	0	1
	ADDIU <sup>1</sup>	β

 The ADDIU function is used by the ADDIU ry, rx, immediate instruction

Table 3.22 MIPS16e I8 Encoding of the funct Field

funct	bits 108							
	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
	BTEQZ	BTNEZ	SWRASP <sup>1</sup>	ADJSP <sup>2</sup>	SVRS δ	MOV32R <sup>3</sup> ∉	*	MOVR32 <sup>4</sup> ∉

- 1. The SWRASP function is used by the SW ra, offset(sp) instruction
- 2. The ADJSP function is used by the ADDIU sp, immediate instruction
- 3. The MOV32R function is used by the MOVE r32, rz instruction
- 4. The MOVR32 function is used by the MOVE ry, r32 instruction

Table 3.23 MIPS16e RRR Encoding of the f Field

f	bits 10			
	0	1	2	3
	00	01	10	11
	β	ADDU ∉	β	SUBU ∉

Table 3.24 MIPS16e RR Encoding of the Funct Field

fu	ınct	bits 20							
		0	1	2	3	4	5	6	7
bits	s 43	000	001 010		011	100	101	110	111
0	00	$J(AL)R(C) \delta$	SDBBP ∉	SLT ∉	SLTU ∉	SLLV ∉	BREAK ∉	SRLV ∉	SRAV ∉
1	01	β	*	CMP ∉	NEG ∉	AND ∉	OR ∉	XOR ∉	NOT ∉
2	10	MFHI ∉	CNVT δ	MFLO ∉	β	β	*	β	β
3	11	MULT ∉	MULTU ∉	DIV ∉	DIVU ∉	β	β	β	β

Table 3.25 MIPS16e I8 Encoding of the s Field when funct=SVRS

s	bit 7	
	0	1
	RESTORE	SAVE

Table 3.26 MIPS16e RR Encoding of the ry Field when funct=J(AL)R(C)

ry	bits 75							
	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
	JR rx ∉	JR ra ∉	JALR ∉		JRC rx ∉	JRC ra ∉	JALRC ∉	

Table 3.27 MIPS16e RR Encoding of the ry Field when funct=CNVT

]	ry	bits 75							
		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
		ZEB ∉	ZEH ∉	β	*	SEB ∉	SEH ∉	β	*

# 3.16 MIPS16e Instruction Stream Organization and Endianness

The instruction halfword is placed within the 32-bit (or 64-bit) memory element according to system endianness.

- On a 32-bit processor in big-endian mode, the first instruction is read from bits 31..16 and the second instruction is read from bits 15..0
- On a 32-bit processor in little-endian mode, the first instruction is read from bits 15..0 and the second instruction is read from bits 31..16

The above rule also applies to all extended instructions, since they consist of two 16-bit halfwords. Similarly, JAL and JALX instructions should be viewed as consisting of two 16-bit halfwords, which means this rule also applies to them.

For a 16-bit-instruction sequence, instructions are placed in memory so that an LH instruction with the PC as an argument fetches the instruction independent of system endianness.

## 3.17 MIPS16e Instruction Fetch Restrictions

When the processor is running in MIPS16e mode and fetch address is in uncacheable memory, certain restrictions apply to the width of each instruction fetch. Under these circumstances, the processor never fetches more than an aligned word during each instruction fetch. It is UNPREDICTABLE whether the processor fetches a single aligned word, or two aligned halfwords during each instruction fetch.



# The MIPS16e<sup>™</sup> ASE Instruction Set

# 4.1 MIPS16e™ Instruction Descriptions

This chapter provides an alphabetical listing of the instructions listed in Table 3.4 through Table 3.12. Instructions that are legal only in 64-bit implementations are not listed, as they are not part of a MIPS32 implementation of MIPS16e.

## 4.1.1 Pseudocode Functions Specific to MIPS16e™

This section defines the pseudocode functions that are specific to the MIPS16e ASE. These functions are used in the Operation section of each MIPS16e instruction description.

#### 4.1.1.1 Xlat

The Xlat function translates the MIPS16e register field index to the correct 32-bit MIPS physical register index. It is used to assure that a value of 0b000 in a MIPS16e register field maps to GPR 16, and a value of 0b001 maps to GPR 17. All other values (0b010 through 0b111) map directly.

Figure 4-1 Xlat Pseudocode Function

```
PhyReg ← Xlat(i)

/* PhyReg: Physical register index, in the range 0..7 */

/* i: Opcode register field index */

if (i < 2) then
    Xlat ← i + 16

else
    Xlat ← i
    endif

endfunction Xlat</pre>
```



Format: ADDIU rx, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (2-Operand)

To add a constant to a 32-bit integer.

**Description:**  $GPR[rx] \leftarrow GPR[rx] + immediate$ 

The 8-bit *immediate* is sign-extended and then added to the contents of GPR rx to form a 32-bit result. The result is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp \leftarrow GPR[Xlat(rx)] + sign_extend(immediate)
GPR[Xlat(rx)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**

31	2	27	26		21	20		16	15		11	10	8	7	5	4		0
	TEND 1110			imm 10:5		imm	n 15:11			ADDIU8 01001		rx		000	)		imm 4:0	
	5			6			5			5		3		3			5	

Format: ADDIU rx, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (2-Operand, Extended)

To add a constant to a 32-bit integer.

**Description:**  $GPR[rx] \leftarrow GPR[rx] + immediate$ 

The 16-bit *immediate* is sign-extended and then added to the contents of GPR *rx* to form a 32-bit result. The result is placed in GPR *rx*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp \leftarrow GPR[Xlat(rx)] + sign_extend(immediate)
GPR[Xlat(rx)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**



Format: ADDIU ry, rx, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (3-Operand)

To add a constant to a 32-bit integer.

**Description:**  $GPR[ry] \leftarrow GPR[rx] + immediate$ 

The 4-bit *immediate* is sign-extended and then added to the contents of GPR rx to form a 32-bit result. The result is placed into GPR ry.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp \leftarrow GPR[Xlat(rx)] + sign_extend(immediate)
GPR[Xlat(ry)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**

31 27	26	20 1	9 16	15	11	10 8	7	7 5	4	3 0	1
EXTEND 11110	imm 10:4		imm 14:11	RRI-A 01000		rx		ry	ADDIU 0	imm 3:0	
5	7		4	5		3		3	1	4	_

Format: ADDIU ry, rx, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (3-Operand, Extended)

To add a constant to a 32-bit integer.

**Description:**  $GPR[ry] \leftarrow GPR[rx] + immediate$ 

The 15-bit *immediate* is sign-extended and then added to the contents of GPR *rx* to form a 32-bit result. The result is placed into GPR *ry*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp \leftarrow GPR[Xlat(rx)] + sign_extend(immediate)
GPR[Xlat(ry)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**



Format: ADDIU rx, pc, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (3-Operand, PC-Relative)

To add a constant to the program counter.

```
Description: GPR[rx] \leftarrow PC + (immediate << 2)
```

The 8-bit *immediate* is shifted left two bits, zero-extended, and added to either the address of the ADDIU instruction or the address of the jump instruction in whose delay slot the ADDIU is executed. This result (with its two lower bits cleared) is placed in GPR *rx*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
I-1: base_pc ← PC
I: if not (JumpDelaySlot(PC)) then
               base_pc ← PC
    endif
    temp ← (base_pc<sub>GPRLEN-1...2</sub> + zero_extend(immediate)) || 0<sup>2</sup>)
    GPR[Xlat(rx)] ← temp
```

#### **Exceptions:**


None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Since the 8-bit immediate is shifted left two bits before being added to the PC, the range is 0, 4, 8..1020.

The assembler LA (Load Address) pseudo-instruction is implemented as a PC-relative add.



Format: ADDIU rx, pc, immediate MIPS16e

Purpose: Add Immediate Unsigned Word (3-Operand, PC-Relative, Extended)

To add a constant to the program counter.

**Description:**  $GPR[rx] \leftarrow PC + immediate$ 

The 16-bit *immediate* is sign-extended and added to the address of the ADDIU instruction. Before the addition, the two lower bits of the instruction address are cleared.

The result of the addition is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

A PC-relative, extended ADDIU may not be placed in the delay slot of a jump instruction.

#### **Operation:**

```
temp \leftarrow (PC<sub>GPRLEN-1...2</sub> || 0<sup>2</sup>) + sign_extend(immediate)
GPR[Xlat(rx)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

The assembler LA (Load Address) pseudo-instruction is implemented as a PC-relative add.



Format: ADDIU sp, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (2-Operand, SP-Relative)

To add a constant to the stack pointer.

**Description:**  $GPR[sp] \leftarrow GPR[sp] + immediate$ 

The 8-bit *immediate* is shifted left three bits, sign-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR 29.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None


#### **Operation:**

```
temp \leftarrow GPR[29] + sign_extend(immediate || 0<sup>3</sup>)
GPR[29] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**



Format: ADDIU sp, immediate MIPS16e

Purpose: Add Immediate Unsigned Word (2-Operand, SP-Relative, Extended)

To add a constant to the stack pointer.

**Description:**  $GPR[sp] \leftarrow GPR[sp] + immediate$ 

The 16-bit *immediate* is sign-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR 29.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None


#### **Operation:**

```
temp \leftarrow GPR[29] + sign_extend(immediate)
GPR[29] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**



Format: ADDIU rx, sp, immediate MIPS16e

**Purpose:** Add Immediate Unsigned Word (3-Operand, SP-Relative)

To add a constant to the stack pointer.

**Description:**  $GPR[rx] \leftarrow GPR[sp] + immediate$ 

The 8-bit *immediate* is shifted left two bits, zero-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR *rx*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None


#### **Operation:**

```
temp \leftarrow GPR[29] + zero_extend(immediate || 0<sup>2)</sup> GPR[Xlat(rx)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**



Format: ADDIU rx, sp, immediate MIPS16e

Purpose: Add Immediate Unsigned Word (3-Operand, SP-Relative, Extended)

To add a constant to the stack pointer.

**Description:**  $GPR[rx] \leftarrow GPR[sp] + immediate$ 

The 16-bit *immediate* is sign-extended and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR *rx*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
temp \leftarrow GPR[29] + sign_extend(immediate GPR[Xlat(rx)] \leftarrow temp
```

#### **Exceptions:**

None

#### **Programming Notes:**

15	5	11	10	8	7	5	4	2	1	0
	RRR 11100		rx			ry	rz		AD:	
	5		3			3	3		2	2

Format: ADDU rz, rx, ry MIPS16e

**Purpose:** Add Unsigned Word (3-Operand)

To add 32-bit integers.

**Description:** GPR[rz] ← GPR[rx] + GPR[ry]

The contents of GPR rx and GPR ry are added together to form a 32-bit result. The result is placed into GPR rz. No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

None

#### **Operation:**

```
\texttt{temp} \leftarrow \texttt{GPR[Xlat(rx)]} + \texttt{GPR[Xlat(ry)]}\texttt{GPR[Xlat(rz)]} \leftarrow \texttt{temp}
```

### **Exceptions:**

None

#### **Programming Notes:**

AND AND

15	11	10	8	7	5	4		0
RR 11101		17	ζ		ry		AND 01100	
5		3		-	3		5	

Format: AND rx, ry MIPS16e

Purpose: AND

To do a bitwise logical AND.

**Description:**  $GPR[rx] \leftarrow GPR[rx]$  AND GPR[ry]

The contents of GPR ry are combined with the contents of GPR rx in a bitwise logical AND operation. The result is placed in GPR rx.

#### **Restrictions:**


None

#### **Operation:**

```
GPR[Xlat(rx)] \leftarrow GPR[Xlat(rx)] and GPR[Xlat(ry)]
```

#### **Exceptions:**

None



Format: ASMACRO select, p0, p1, p2, p3, p4

MIPS16e

The format listed is the most generic assembler format and is unlikely to be used for an actual implementation of application-specific macro instructions. Rather, the assembler format is likely to represent the use of the macro, with the assembler turning that format into the appropriate bit pattern required by the instruction.

**Purpose:** Application-Specific Macro Instructions

To execute an implementation-definable macro instruction.

#### **Description:**

The ASMACRO instruction is the programming interface to the implementation-definable macro instruction facility that is defined by the MIPS16e architecture.

The *select* field specifies which of 8 possible macros is expanded. The definition of each macro specifies how the parameters p0, p1, p2, p3, and p4 are substituted into the 32-bit instructions with which the macro is defined. The execution of the 32-bit instructions occurs while PC remains unchanged.

It is implementation-dependent whether a processor implements any implementation-definable macro instructions and, if it does, how many. It is implementation-dependent whether the macro is executed with interrupts disabled.

#### **Restrictions:**

The 32-bit instructions with which the macro is defined must by chosen with care. Issues of atomicity, restartability of the instruction sequence, and similar factors must be considered when using the implementation-definable macro instruction facility. Failure to do so can cause **UNPREDICTABLE** behavior.

If implementation-definable macro instructions are not implemented by the processor, or if the *select* field references a specific macro which is not implemented by the processor, a Reserved Instruction exception is signaled.

#### **Operation:**

ExecuteMacro(sel,p0,p1,p2,p3,p4)

#### **Exceptions:**


Reserved Instruction

Others as may be generated by the 32-bit instructions included in each macro expansion.

#### **Programming Notes:**

Implementations may impose certain restrictions on 32-bit instructions are supported within an ASMACRO instruction. For instance, many implementations may not allow loads, stores, branches or jumps within an ASMACRO definition. Refer to the Users Guide for each processor which implements this capability for a list of macros defined and implemented by that processor, and for any specific restrictions imposed by that processor.

Unconditional Branch B



Format: B offset MIPS16e

Purpose: Unconditional Branch

To do an unconditional PC-relative branch.

#### **Description:** branch

The 11-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. The program branches to the target address unconditionally.

#### **Restrictions:**

None

#### **Operation:**


I: 
$$PC \leftarrow PC + 2 + sign\_extend(offset | 0)$$

#### **Exceptions:**

None

### **Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.



Format: B offset MIPS16e

Purpose: Unconditional Branch (Extended)

To do an unconditional PC-relative branch.

#### **Description:** branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. The program branches to the target address unconditionally.

#### **Restrictions:**

None

#### **Operation:**

I: 
$$PC \leftarrow PC + 4 + sign\_extend(offset | | 0)$$

#### **Exceptions:**

None

#### **Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.



Format: BEQZ rx, offset MIPS16e

#### Purpose: Branch on Equal to Zero

To test a GPR then do a PC-relative conditional branch.

```
Description: if (GPR[rx] = 0) then branch
```

The 8-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR *rx* are equal to zero, the program branches to the target address.

#### **Restrictions:**

None

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

31 2	7 26	21	20 16	15	11	10	8	7	5	4	0
EXTEND 11110		offset 10:5	offset 15:11	BEQZ 00100		rx		00	0		offset 4:0
5		6	5	5		3					5

Format: BEQZ rx, offset MIPS16e

Purpose: Branch on Equal to Zero (Extended)

To test a GPR then do a PC-relative conditional branch.

**Description:** if (GPR[rx] = 0) then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR *rx* are equal to zero, the program branches to the target address.

#### **Restrictions:**

None

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

15	11	10	8	7		0
BNEZ 00101			rx		offset	
5			3		8	

Format: BNEZ rx, offset MIPS16e

Purpose: Branch on Not Equal to Zero

To test a GPR then do a PC-relative conditional branch.

**Description:** if  $(GPR[rx] \neq 0)$  then branch

The 8-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR *rx* are not equal to zero, the program branches to the target address.

#### **Restrictions:**

None

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

31	27	26	2	21	20 16	15		11	10	8	7	5	4	0	
EXTEND 11110			offset 10:5		offset 15:11		BNEZ 00101		rx		000	)		offset 4:0	
5			6		5		5		3		3			5	_

Format: BNEZ rx, offset MIPS16e

Purpose: Branch on Not Equal to Zero (Extended)

To test a GPR then do a PC-relative conditional branch.

**Description:** if  $(GPR[rx] \neq 0)$  then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR *rx* are not equal to zero, the program branches to the target address.

#### **Restrictions:**

None

#### **Operation:**


#### **Exceptions:**

None

#### **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

Breakpoint BREAK



Format: BREAK immediate MIPS16e

Purpose: Breakpoint

To cause a Breakpoint exception.

## **Description:**

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler.

### **Restrictions:**

None

# **Operation:**

SignalException(Breakpoint)

## **Exceptions:**

Breakpoint

# **Programming Notes:**

The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory halfword containing the instruction.

15	11	10	8	7		0
I8 01100		BT 0	EQZ 000		offset	
5			3		8	

Format: BTEQZ offset MIPS16e

Purpose: Branch on T Equal to Zero

To test special register T then do a PC-relative conditional branch.

**Description:** if (T = 0) then branch

The 8-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are equal to zero, the program branches to the target address.

### **Restrictions:**

None

## **Operation:**

```
I: tgt\_offset \leftarrow sign\_extend(offset \mid \mid 0)

condition \leftarrow (GPR[24] = 0^{GPRLEN})

if condition then

PC \leftarrow PC + 2 + tgt\_offset

endif
```

## **Exceptions:**

None

## **Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

31	27	26	21	20	16	15		11	10	8	7	5	4	0
EXTEN: 11110	D		offset 10:5		offset 15:11		I8 01100		BTEQ 000	Z	00	0		offset 4:0
5			6		5		5		3		3			5

Format: BTEQZ offset MIPS16e

Purpose: Branch on T Equal to Zero (Extended)

To test special register T then do a PC-relative conditional branch.

**Description:** if (T = 0) then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are equal to zero, the program branches to the target address.

### **Restrictions:**

None

## **Operation:**

```
I: tgt\_offset \leftarrow sign\_extend(offset \mid \mid 0)

condition \leftarrow (GPR[24] = 0^{GPRLEN})

if condition then

PC \leftarrow PC + 4 + tgt\_offset

endif
```

## **Exceptions:**

None

## **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

15		11	10	8	7		0
	I8 01100		BTN 00			offset	
	5		3			8	

Format: BTNEZ offset MIPS16e

Purpose: Branch on T Not Equal to Zero

To test special register T then do a PC-relative conditional branch.

**Description:** if  $(T \neq 0)$  then branch

The 8-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are not equal to zero, the program branches to the target address.

### **Restrictions:**

None

## **Operation:**

```
I: tgt\_offset \leftarrow sign\_extend(offset \mid \mid 0)

condition \leftarrow (GPR[24] \neq 0^{GPRLEN})

if condition then

PC \leftarrow PC + 2 + tgt\_offset

endif
```

## **Exceptions:**

None

## **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

31	27	26	21	20	16	15		11	10	8	7	5	4	0	
EXTEN 11110			offset 10:5		offset 15:11		I8 01100		BTNE 001	Z	00	0		offset 4:0	
5			6		5		5		3		3			5	-

Format: BTNEZ offset MIPS16e

**Purpose:** Branch on T Not Equal to Zero (Extended)

To test special register T then do a PC-relative conditional branch.

**Description:** if  $(T \neq 0)$  then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are not equal to zero, the program branches to the target address.

### **Restrictions:**

None

## **Operation:**

```
I: tgt\_offset \leftarrow sign\_extend(offset \mid \mid 0)

condition \leftarrow (GPR[24] \neq 0^{GPRLEN})

if condition then

PC \leftarrow PC + 4 + tgt\_offset

endif
```

## **Exceptions:**

None

## **Programming Notes:**

In MIPS 16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.

Compare

15	11	10	8	7	5	4	0
RR 11101		rz	x		ry	CMP 01010	
5		3	3		3	5	

Format: CMP rx, ry MIPS16e

Purpose: Compare

To compare the contents of two GPRs.

 $\textbf{Description:} \, \mathtt{T} \, \leftarrow \, \mathtt{GPR[rx]} \, \, \, \mathtt{XOR} \, \, \mathtt{GPR[ry]}$ 

The contents of GPR ry are Exclusive-ORed with the contents of GPR rx. The result is placed into GPR 24.

## **Restrictions:**

None

# **Operation:**

```
GPR[24] ← GPR[Xlat(ry)] xor GPR[Xlat(rx)]
```

# **Exceptions:**

Compare Immediate CMPI



Format: CMPI rx, immediate MIPS16e

**Purpose:** Compare Immediate

To compare a constant with the contents of a GPR.

 $\textbf{Description:} \, \texttt{T} \, \leftarrow \, \texttt{GPR[rx]} \, \, \texttt{XOR} \, \, \texttt{immediate}$ 

The 8-bit *immediate* is zero-extended and Exclusive-ORed with the contents of GPR *rx*. The result is placed into GPR 24.

## **Restrictions:**

None

# **Operation:**

GPR[24] ← GPR[Xlat(rx)] xor zero\_extend(immediate)

# **Exceptions:**

31	27	26	21	20	16	15		11	10	8	7	5	4		0
EXTEND 11110	)		imm 10:5		imm 15:11		CMPI 01110		rx		000	)		imm 4:0	
5			6		5		5		3		3			5	

Format: CMPI rx, immediate MIPS16e

Purpose: Compare Immediate (Extended)

To compare a constant with the contents of a GPR.

**Description:**  $T \leftarrow GPR[rx]$  XOR immediate

The 16-bit *immediate* is zero-extended and Exclusive-ORed with the contents of GPR *rx*. The result is placed into GPR 24.

## **Restrictions:**

None

# **Operation:**

```
GPR[24] \leftarrow GPR[Xlat(rx)] \text{ xor zero\_extend(immediate)}
```

# **Exceptions:**

Divide Word DIV

15	11	10	8	7	5	4		0
RR 11101		rx	ζ.		ry		DIV 11010	
5		3			3		5	

Format: DIV rx, ry MIPS16e

Purpose: Divide Word

To divide 32-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  GPR[rx] / GPR[ry]

The 32-bit word value in GPR *rx* is divided by the 32-bit value in GPR *ry*, treating both operands as signed values. The 32-bit quotient is placed into special register *LO*, and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If the divisor in GPR ry is zero, the arithmetic result is **UNPREDICTABLE**.

### **Operation:**

```
\begin{array}{lll} \mathbf{q} & \leftarrow & \mathtt{GPR[Xlat(rx)]} & \mathtt{div} & \mathtt{GPR[Xlat(ry)]} \\ \mathbf{r} & \leftarrow & \mathtt{GPR[Xlat(rx)]} & \mathtt{mod} & \mathtt{GPR[Xlat(ry)]} \\ \mathtt{LO} & \leftarrow & \mathbf{q} \\ \mathtt{HI} & \leftarrow & \mathbf{r} \end{array}
```

# **Exceptions:**

None

#### **Programming Notes:**

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions are detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself, or more typically within the system software; one possibility is to take a BREAK exception with a *code* field value to signal the problem to the system software.

As an example, the C programming language in a UNIX® environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected.

Where the size of the operands are known, software should place the shorter operand in GPR *ry*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

### **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from subse-

**Divide Word** DIV quent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.



Format: DIVU rx, ry MIPS16e

DIVU

**Purpose:** Divide Unsigned Word To divide 32-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  GPR[rx] / GPR[ry]

The 32-bit word value in GPR *rx* is divided by the 32-bit value in GPR *ry*, treating both operands as unsigned values. The 32-bit quotient is placed into special register *LO*, and the 32-bit remainder is placed into special register *HI*.

### **Restrictions:**

If the divisor in GPR ry is zero, the arithmetic result is **UNPREDICTABLE**.

## **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

See "Programming Notes" for the DIV instruction.

### **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

Jump and Link JAL

31		27 2	26	25 21	20 16	15 0
	JAL 00011		x 0	target 20:16	target 25:21	target 15:0
,	5	•	1	5	5	16

Format: JAL target MIPS16e

**Purpose:** Jump and Link

To execute a procedure call within the current 256 MB-aligned region and preserve the current ISA.

## **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *target* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, preserving the ISA Mode bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

The opcode field describes a general jump-and-link operation, with the x field as a variable. The individual instructions, JAL and JALX have specific values for this variables.

#### **Restrictions:**

An extended instruction should not be placed in a jump delay slot as it causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

#### **Operation:**

```
I: GPR[31] \leftarrow (PC + 6)<sub>GPRLEN-1..1</sub> || ISAMode I+1: PC \leftarrow PC<sub>GPRLEN-1..28</sub> || target || 0^2
```

### **Exceptions:**

None

### **Programming Notes:**

Forming the jump target address by catenating PC and the 26-bit target address rather than adding a signed *offset* to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative *offset*.

This definition creates the boundary case where the jump instruction is in the last word of a 256 MB region and can therefore jump only to the following 256 MB region containing the jump delay slot.

15	11	10	8	7	6	5	4		0
RR 11101		rx		nd 0	1 1	ra 0		J(AL)R(C) 00000	
5		3		1	1	1		5	

Format: JALR ra, rx MIPS16e

Purpose: Jump and Link Register

To execute a procedure call to an instruction address in a register.

```
Description: GPR[ra] \leftarrow return\_addr, PC \leftarrow GPR[rx]
```

The program unconditionally jumps to the address contained in GPR rx, with a delay of one instruction. The instruction sets the ISA Mode bit to the value in GPR rx bit 0.

The address of the instruction following the delay slot is placed into GPR 31. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the *nd* (no delay slot), *l* (link), and *ra* (source register is *ra*) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR *rx* must be naturally-aligned. If bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

### **Operation:**

```
I: GPR[31] \leftarrow (PC + 4)_{GPRLEN-1..1} \mid | ISAMode
I+1: PC \leftarrow GPR[Xlat(rx)]_{GPRLEN-1..1} \mid | 0
ISAMode \leftarrow GPR[Xlat(rx)]_0
```

### **Exceptions:**

15		11	10	8	7	6	5	4		0
	RR 11101		rx		nd 1	1 1	ra 0		J(AL)R(C) 00000	
	5		3		1	1	1		5	

Format: JALRC ra, rx MIPS16e

Purpose: Jump and Link Register, Compact

To execute a procedure call to an instruction address in a register

```
Description: GPR[ra] \leftarrow return\_addr, PC \leftarrow GPR[rx]
```

The program unconditionally jumps to the address contained in GPR rx, with no delay slot instruction. The instruction sets the *ISA Mode* bit to the value in GPR rx bit 0.

The address of the instruction following the jump is placed into GPR 31. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the nd (no delay slot), l (link), and ra (source register is ra) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR rx must be naturally-aligned. If bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

### **Operation:**

```
I: GPR[31] \leftarrow (PC + 2)<sub>GPRLEN-1..1</sub> || ISAMode

PC \leftarrow GPR[Xlat(rx)]<sub>GPRLEN-1..1</sub> || 0

ISAMode \leftarrow GPR[Xlat(rx)]<sub>0</sub>
```

### **Exceptions:**

None.

#### **Programming Notes:**

Unlike most "jump" instructions in the MIPS instruction set, JALRC does not have a delay slot.

31	27	26	25	21 20	16	15		0
JAL 00011		x 1	target 20:16	targer 25:21			target 15:0	
5		1	5	5			16	

Format: JALX target MIPS16e

**Purpose:** Jump and Link Exchange (MIPS16e Format)

To execute a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS16e to 32-bit MIPS.

### **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *target* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, toggling the *ISA Mode* bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

The opcode field describes a general jump-and-link operation, with the x field as a variable. The individual instructions, JAL and JALX have specific values for this variables.

#### **Restrictions:**

An extended instruction should not be placed in a jump delay slot, because this causes one-half an instruction to be executed

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

#### **Operation:**

```
I: GPR[31] \leftarrow (PC + 6)<sub>GPRLEN-1...1</sub> || ISAMode

I+1: PC \leftarrow PC<sub>GPRLEN-1...28</sub> || target || 0<sup>2</sup>

ISAMode \leftarrow (not ISAMode)
```

### **Exceptions:**

None

#### **Programming Notes:**

Forming the jump target address by catenating PC and the 26-bit target address rather than adding a signed *offset* to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a jump to anywhere in the region from anywhere in the region which a signed relative *offset* would not allow.

This definition creates the boundary case where the jump instruction is in the last word of a 256 MB region and can therefore jump only to the following 256 MB region containing the jump delay slot.



Format: JALX target MIPS32 with MIPS16e

**Purpose:** Jump and Link Exchange (32-bit MIPS Format)

To execute a procedure call within the current 256 MB-aligned region and change the *ISA Mode* from 32-bit MIPS to MIPS 16e.

### **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, toggling the *ISA Mode* bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

```
I: GPR[31] \leftarrow PC + 8

I+1: PC \leftarrow PC<sub>GPRLEN..28</sub> || instr_index || 0<sup>2</sup>

ISAMode \leftarrow (not ISAMode)
```


### **Exceptions:**

None

## **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.



Format: JR ra MIPS16e

Purpose: Jump Register Through Register ra

To execute a branch to the instruction address in the return address register.

**Description:**  $PC \leftarrow GPR[ra]$ 

The program unconditionally jumps to the address specified in GPR 31, with a delay of one instruction. The instruction sets the *ISA Mode* bit to the value in GPR 31 bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the *nd* (no delay slot), *l* (link), and *ra* (source register is *ra*) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR 31 must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.


An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

#### **Operation:**

I+1: 
$$PC \leftarrow GPR[31]_{GPRLEN-1..1} \mid \mid 0$$
  
 $ISAMode \leftarrow GPR[31]_0$ 

### **Exceptions:**



Format: JR rx MIPS16e

Purpose: Jump Register Through MIPS16e GPR

To execute a branch to an instruction address in a register.

**Description:**  $PC \leftarrow GPR[rx]$ 

The program unconditionally jumps to the address specified in GPR rx, with a delay of one instruction. The instruction sets the ISA Mode bit to the value in GPR rx bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the *nd* (no delay slot), *l* (link), and *ra* (source register is *ra*) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR rx must be naturally aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.


Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

#### **Operation:**

```
I+1: PC \leftarrow GPR[Xlat(rx)]_{GPRLEN-1..1} \mid \mid 0

ISAMode \leftarrow GPR[Xlat(rx)]_{0}
```

### **Exceptions:**



Format: JRC ra MIPS16e

**Purpose:** Jump Register Through Register *ra*, Compact

To execute a branch to the instruction address in the return address register.

**Description:** PC ← GPR[ra]

The program unconditionally jumps to the address specified in GPR 31, with no delay slot instruction. The instruction sets the *ISA Mode* bit to the value in GPR 31 bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the *nd* (no delay slot), *l* (link), and *ra* (source register is *ra*) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR 31 must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

## **Operation:**

I: 
$$PC \leftarrow GPR[31]_{GPRLEN-1..1} \mid \mid 0$$
  
 $ISAMode \leftarrow GPR[31]_{0}$ 

### **Exceptions:**

None.

## **Programming Notes:**

Unlike most MIPS "jump" instructions, JRC does not have a delay slot.

15	11	10	8	7	6	5	4		0
RR 11101		rx		nd 1	1 0	ra 0		J(AL)R(C) 00000	
5		3		1	1	1		5	

Format: JRC rx MIPS16e

Purpose: Jump Register Through MIPS16e GPR, Compact

To execute a branch to an instruction address in a register

**Description:**  $PC \leftarrow GPR[rx]$ 

The program unconditionally jumps to the address specified in GPR rx, with no delay slot instruction. The instruction sets the ISA Mode bit to the value in GPR rx bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the *nd* (no delay slot), *l* (link), and *ra* (source register is *ra*) fields as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

#### **Restrictions:**

The effective target address in GPR rx must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

## **Operation:**

```
I: PC \leftarrow GPR[Xlat(rx)]_{GPRLEN-1...1} \mid \mid 0

ISAMode \leftarrow GPR[Xlat(rx)]_0
```

## **Exceptions:**

None.

# **Programming Notes:**

Unlike most MIPS "jump" instructions, JRC does not have a delay slot.

Load Byte LB

	15	11	10	8	7	5	4	0
	LB 10000		rx			ry	offset	
_	5		3			3	5	

Format: LB ry, offset(rx) MIPS16e

Purpose: Load Byte

To load a byte from memory as a signed value.

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 5-bit *offset* is zero-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into GPR *ry*.

### **Restrictions:**

None

## **Operation:**

```
\begin{array}{l} \text{vAddr} \leftarrow \text{zero\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[Xlat(ry)]} \leftarrow \text{sign\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}) \end{array}
```

## **Exceptions:**

Load Byte (Extended)

31	27	26	21	20	16	15	11	10	8	7	5	4	0	
EXTEND 11110	١		offset 10:5		offset 15:11	LB 10000		rx		ry			offset 4:0	
5		•	6		5	5		3		3			5	•

Format: LB ry, offset(rx) MIPS16e

Purpose: Load Byte (Extended)

To load a byte from memory as a signed value.

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 16-bit *offset* is sign-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into GPR *ry*.

### **Restrictions:**

None

## **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR[Xlat(rx)]} \\ ({\rm pAddr, CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr, DATA, LOAD}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}} \mid \mid ({\rm pAddr}_{1...0} \ {\rm xor \ ReverseEndian^2}) \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA, BYTE, pAddr, vAddr, DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \ {\rm xor \ BigEndianCPU^2} \\ {\rm GPR[Xlat(ry)]} \leftarrow {\rm sign\_extend} \ ({\rm memword}_{7+8*byte...8*byte}) \\ \end{array}
```

# **Exceptions:**

Load Byte Unsigned LBU

	15	11	10	8	7	5	4	0
	LBU 10100		rx			ry	offset	
_	5		3			3	5	

Format: LBU ry, offset(rx) MIPS16e

Purpose: Load Byte Unsigned

To load a byte from memory as an unsigned value

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 5-bit *offset* is zero-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into GPR *ry*.

### **Restrictions:**

None

## **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset}) + {\rm GPR}[{\rm Xlat}({\rm rx})] \\ ({\rm pAddr}, {\rm CCA}) \leftarrow {\rm AddressTranslation} \; ({\rm vAddr}, {\rm DATA}, {\rm LOAD}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}} \; | \; ({\rm pAddr}_{1...0} \; {\rm xor} \; {\rm ReverseEndian^2}) \\ {\rm memword} \leftarrow {\rm LoadMemory} \; ({\rm CCA}, \; {\rm BYTE}, \; {\rm pAddr}, \; {\rm vAddr}, \; {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \; {\rm xor} \; {\rm BigEndianCPU}^2 \\ {\rm GPR}[{\rm Xlat}({\rm ry})] \leftarrow {\rm zero\_extend}({\rm memword}_{7+8*{\rm byte}...8*{\rm byte}}) \end{array}
```

## **Exceptions:**

	31 2	27	26	21	20	16	15		11	10	8	7	5	4	0	
	EXTEND 11110			offset 10:5		offset 15:11		LBU 10100		rx		ry	,		offset 4:0	
_	5			6		5		5		3		3			5	

Format: LBU ry, offset(rx) MIPS16e

**Purpose:** Load Byte Unsigned (Extended)

To load a byte from memory as an unsigned value

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 16-bit *offset* is sign-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into GPR *ry*.

### **Restrictions:**

None

## **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ \text{(pAddr, CCA)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid \text{(pAddr}_{1...0} \text{ xor ReverseEndian}^2\text{)} \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[Xlat(ry)]} \leftarrow \text{zero\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}\text{)} \end{array}
```

# **Exceptions:**

Load Halfword LH

15	11	10	8	7	5	4	0
LH 10001		rx			ry	offset	
5		3			3	5	

Format: LH ry, offset(rx) MIPS16e

Purpose: Load Halfword

To load a halfword from memory as a signed value.

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 5-bit *offset* is shifted left 1 bit, zero-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into GPR *ry*.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
\begin{split} \text{vAddr} &\leftarrow \text{zero\_extend}(\text{offset} \parallel 0) + \text{GPR[Xlat(rx)]} \\ \text{if } \text{vAddr}_0 \neq 0 \text{ then} \\ &\quad \text{SignalException}(\text{AddressError}) \\ \text{endif} \\ &(\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ &\text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..2}} \parallel (\text{pAddr}_{1..0} \text{ xor (ReverseEndian } \parallel 0)) \\ &\text{memword} \leftarrow \text{LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)} \\ &\text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor (BigEndianCPU } \mid \mid 0) \\ &\text{GPR[Xlat(ry)]} \leftarrow \text{sign\_extend}(\text{memword}_{15+8*\text{byte}..8*\text{byte}}) \end{split}
```

### **Exceptions:**

31	27	26	2	21 2	20 16	15	11	10	8	7	5	4	0	
EXTEND 11110			offset 10:5		offset 15:11	LH 10001		rx			ry		offset 4:0	
5			6		5	5		3			3		5	

Format: LH ry, offset(rx) MIPS16e

Purpose: Load Halfword (Extended)

To load a halfword from memory as a signed value.

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into GPR *ry*.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

### **Operation:**

```
\begin{split} \text{vAddr} &\leftarrow \text{sign\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ \text{if } \text{vAddr}_0 \neq 0 \text{ then} \\ &\quad \text{SignalException(AddressError)} \\ \text{endif} \\ &(\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ &\text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \parallel (\text{pAddr}_{1...0} \text{ xor (ReverseEndian } \parallel 0)) \\ &\text{memword} \leftarrow \text{LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)} \\ &\text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor (BigEndianCPU } \parallel 0) \\ &\text{GPR[Xlat(ry)]} \leftarrow \text{sign\_extend(memword}_{15+8*\text{byte}...8*\text{byte}}) \end{split}
```

## **Exceptions:**

15	11	10	8	7	5	4	0
LHU 10101		rx			ry	offset	
5		3		-	3	5	

Format: LHU ry, offset(rx) MIPS16e

Purpose: Load Halfword Unsigned

To load a halfword from memory as an unsigned value.

```
Description: GPR[ry] \leftarrow memory[GPR[rx] + offset]
```

The 5-bit *offset* is shifted left 1 bit, zero-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into GPR *ry*.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0) + {\rm GPR[Xlat(rx)]} \\ {\rm if} \ {\rm vAddr}_0 \neq 0 \ {\rm then} \\ \qquad {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm LOAD}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{\rm PSIZE-1...2} \parallel ({\rm pAddr}_{1...0} \ {\rm xor} \ ({\rm ReverseEndian} \mid \mid 0)) \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA}, \ {\rm HALFWORD}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \ {\rm xor} \ ({\rm BigEndianCPU} \mid \mid 0) \\ {\rm GPR[Xlat(ry)]} \leftarrow {\rm zero\_extend}({\rm memword}_{15+8*{\rm byte}...8*{\rm byte}}) \end{array}
```

## **Exceptions:**

31	27	26	21	20	16	15		11	10	8	7	5	4	0	
EXTEND 11110	)		offset 10:5		offset 15:11		LHU 10101		rx		ry			offset 4:0	
5			6		5		5		3		3			5	_

Format: LHU ry, offset(rx) MIPS16e

**Purpose:** Load Halfword Unsigned (Extended)

To load a halfword from memory as an unsigned value.

```
Description: GPR[ry] ← memory[GPR[rx] + offset]
```

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into GPR *ry*.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

### **Operation:**

```
\begin{split} \text{vAddr} \leftarrow & \text{sign\_extend}(\text{offset}) + \text{GPR[Xlat(rx)]} \\ \text{if } & \text{vAddr}_0 \neq 0 \text{ then} \\ & \text{SignalException}(\text{AddressError}) \\ \text{endif} \\ & (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ & \text{pAddr} \leftarrow & \text{pAddr}_{\text{PSIZE-1..2}} \parallel (\text{pAddr}_{1..0} \text{ xor (ReverseEndian } \parallel 0)) \\ & \text{memword} \leftarrow \text{LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)} \\ & \text{byte} \leftarrow & \text{vAddr}_{1..0} \text{ xor (BigEndianCPU } \mid \mid 0) \\ & \text{GPR[Xlat(ry)]} \leftarrow & \text{zero\_extend}(\text{memword}_{15+8*\text{byte}..8*\text{byte}}) \end{split}
```

### **Exceptions:**

Load Immediate LI



Format: LI rx, immediate MIPS16e

**Purpose:** Load Immediate To load a constant into a GPR.

**Description:**  $GPR[rx] \leftarrow immediate$ 

The 8-bit *immediate* is zero-extended and then loaded into GPR rx.

**Restrictions:** 

None

**Operation:** 

 $GPR[Xlat(rx)] \leftarrow zero\_extend(immediate)$ 

**Exceptions:** 

	31	27	26	21	1 20	0 16	15	11	10	8	7	5	4	0
	EXTEND 11110			immediate 10:5	i	mmediate 15:11	LI 01101		rx			0 000	iuı	mmediate 4:0
_	5			6		5	5		3			3	•	5

Format: LI rx, immediate MIPS16e

Purpose: Load Immediate (Extended)

To load a constant into a GPR.

**Description:**  $GPR[rx] \leftarrow immediate$ 

The 16-bit *immediate* is zero-extended and then loaded into GPR rx.

## **Restrictions:**

None

# **Operation:**

```
\texttt{GPR[Xlat(rx)]} \leftarrow \texttt{zero\_extend(immediate)}
```

# **Exceptions:**

Load Word LW

15	11	10	8	7	5	4		0
LW 10011		rx			ry		offset	
5		3			3		5	

Format: LW ry, offset(rx) MIPS16e

**Purpose:** Load Word

To load a word from memory as a signed value.

**Description:**  $GPR[ry] \leftarrow memory[GPR[rx] + offset]$ 

The 5-bit *offset* is shifted left 2 bits, zero-extended, then added to the contents of GPR *rx* to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR *ry*.

### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0^2) + {\rm GPR[Xlat(rx)]} \\ {\rm if} \ {\rm vAddr}_{1...0} \neq 0^2 \ {\rm then} \\ \qquad {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm LOAD}) \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA}, \ {\rm WORD}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ {\rm GPR[Xlat(ry)]} \leftarrow {\rm memword} \\ \end{array}
```

### **Exceptions:**

31 2	27	26	21	20 16	15	11	1	10	8	7		5	4	(	)
EXTEND 11110		offset 10:5		offset 15:11		LW 10011		rx			ry			offset 4:0	
5		6		5		5		3			3			5	

Format: LW ry, offset(rx) MIPS16e

LW

**Purpose:** Load Word (Extended)

To load a word from memory as a signed value.

**Description:** GPR[ry] ← memory[GPR[rx] + offset]

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR *ry*.

### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[Xlat(rx)]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[Xlat(ry)] ← memword
```

### **Exceptions:**



Format: LW rx, offset(pc) MIPS16e

Purpose: Load Word (PC-Relative)

To load a PC-relative word from memory as a signed value.

**Description:** GPR[rx] ← memory[PC + offset]

The 8-bit *offset* is shifted left 2 bits, zero-extended, and added either to the address of the LW instruction or to the address of the jump instruction in whose delay slot the LW is executed. The 2 lower bits of this result are cleared to form the effective address. The contents of the 32-bit word at the memory location specified by the effective address are loaded into GPR *fx*.

#### **Restrictions:**

None

## **Operation:**

#### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error

## **Programming Note**

For the purposes of watchpoints (provided by the CP0 *WatchHi* and *WatchLo* registers) and EJTAG breakpoints, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint or breakpoint is triggered only if enabled for data references.

	31 27	7 26	21	20 16	15	11	1 1	0	8	7	5	4	0	
	EXTEND 11110		offset 10:5	offset 15:11		LWPC 10110		rx		00	0		offset 4:0	
_	5		6	5		5		3		3			5	•

Format: LW rx, offset(pc) MIPS16e

Purpose: Load Word (PC-Relative, Extended)

To load a PC-relative word from memory as a signed value.

**Description:** GPR[rx] ← memory[PC + offset]

The 16-bit *offset* is sign-extended and added to the address of the LW instruction; this forms the effective address. Before the addition, the 2 lower bits of the instruction address are cleared. The contents of the 32-bit word at the memory location specified by the effective address are loaded into GPR *rx*.

#### **Restrictions:**

A PC-relative, extended LW may not be placed in the delay slot of a jump instruction.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

# **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow (\text{PC}_{\text{GPRLEN-1...2}} \parallel 0^2) + \text{sign\_extend}(\text{offset}) \\ \text{if } \text{vAddr}_{1...0} \neq 0^2 \text{ then} \\ \text{SignalException}(\text{AddressError}) \\ \text{endif} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation} \ (\text{vAddr, DATA, LOAD}) \\ \text{memword} \leftarrow \text{LoadMemory} \ (\text{CCA, WORD, pAddr, vAddr, DATA}) \\ \text{GPR}[\text{Xlat}(\text{rx})] \leftarrow \text{memword} \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error

## **Programming Note**

For the purposes of watchpoints (provided by the CP0 *WatchHi* and *WatchLo* registers) and EJTAG breakpoints, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint or breakpoint is triggered only if enabled for data references.



Format: LW rx, offset(sp) MIPS16e

Purpose: Load Word (SP-Relative)

To load an SP-relative word from memory as a signed value.

**Description:**  $GPR[rx] \leftarrow memory[GPR[sp] + offset]$ 

The 8-bit *offset* is shifted left 2 bits, zero-extended, then added to the contents of GPR 29 to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR rx.

### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0^2) + {\rm GPR}[29] \\ {\rm if} \ {\rm vAddr}_{1...0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm LOAD}) \\ {\rm memword} \leftarrow {\rm LoadMemory}\ ({\rm CCA},\ {\rm WORD},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ {\rm GPR}[{\rm Xlat}({\rm ry})] \leftarrow {\rm memword} \\ \end{array}
```

### **Exceptions:**

31	27	26	21	20	16	15	•	11	10	8	7	5	4	0	
EXTEND 11110			offset 10:5		offset 15:11		LWSP 10010		rx		000	C	l	offset 4:0	
5			6		5		5		3		3			5	_

Format: LW rx, offset(sp) MIPS16e

Purpose: Load Word (SP-Relative, Extended)

To load an SP-relative word from memory as a signed value.

**Description:**  $GPR[rx] \leftarrow memory[GPR[sp] + offset]$ 

The 16-bit *offset* is sign-extended and then added to the contents of GPR 29 to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR *rx*.

### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[29]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[Xlat(ry)] ← memword
```

### **Exceptions:**

15		11	10	8	7	5	4		0
	RR 11101		1	rx	0	0 00		MFHI 10000	
	5			3		3	•	5	

Format: MFHI rx MIPS16e

**Purpose:** Move From HI Register

To copy the special purpose *HI* register to a GPR.

**Description:**  $GPR[rx] \leftarrow HI$ 

The contents of special register HI are loaded into GPR rx.

**Restrictions:** 

None

## **Operation:**

 $GPR[Xlat(rx)] \leftarrow HI$ 

## **Exceptions:**

None

#### **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the *HI* register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

15	11	10	8	7	5	4		0
RR 11101		17	ζ	C	000		MFLO 10010	
5		3			3		5	

Format: MFLO rx MIPS16e

**Purpose:** Move From LO Register

To copy the special purpose LO register to a GPR.

**Description:**  $GPR[rx] \leftarrow LO$ 

The contents of special register LO are loaded into GPR rx.

#### **Restrictions:**

None

## **Operation:**

$$GPR[Xlat(rx)] \leftarrow LO$$

## **Exceptions:**

None

#### **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the *HI* register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

Move MOVE

15		11	10	8	7	5	4	3	2		0
	I8 01100		MOV 10		r32 2:0		r3 4:			rz	
	5		3		3		2	)		3	

Format: MOVE r32, rz MIPS16e

Purpose: Move

To move the contents of a GPR to a GPR.

**Description:**  $GPR[r32] \leftarrow GPR[rz]$ 

The contents of GPR rz are moved into GPR r32, and r32 can specify any one of the 32 GPRs.

### **Restrictions:**

None

# **Operation:**

$$GPR[r32] \leftarrow GPR[Xlat(rz)]$$

## **Exceptions:**

None

## **Programming Notes:**

The instruction word of 0x6500 (move \$0,\$16), expressed as NOP, is the assembly idiom used to denote no operation.

Move MOVE

15	11	10	8	7	5	4	0
I8 01100		MOV 11	1	r	ТУ	r3	
5		3			3	5	5

Format: MOVE ry, r32 MIPS16e

Purpose: Move

To move the contents of a GPR to a GPR.

**Description:**  $GPR[ry] \leftarrow GPR[r32]$ 

The contents of GPR r32 are moved into GPR ry, and r32 can specify any one of the 32 GPRs.

**Restrictions:** 

None

**Operation:** 

 $GPR[Xlat(ry)] \leftarrow GPR[r32]$ 

**Exceptions:** 

Multiply Word MULT

15	11	10	8	7	5	4		0
RR 11101		rx			ry		MULT 11000	
5		3			3		5	

Format: MULT rx, ry MIPS16e

Purpose: Multiply Word

To multiply 32-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  GPR[rx]  $\times$  GPR[ry]

The 32-bit word value in GPR rx is multiplied by the 32-bit value in GPR ry, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is placed into special register HI.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

None

### **Operation:**

```
prod \leftarrow GPR[Xlat(rx)] * GPR[Xlat(ry)]

LO \leftarrow sign_extend(prod<sub>31..0</sub>)

HI \leftarrow sign_extend(prod<sub>63..32</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

15	11	10	8	7	5	4		0
RR 11101		rx			ry		MULTU 11001	
5		3			3		5	

Format: MULTU rx, ry MIPS16e

**Purpose:** Multiply Unsigned Word To multiply 32-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  GPR[rx]  $\times$  GPR[ry]

The 32-bit word value in GPR rx is multiplied by the 32-bit value in GPR ry, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is placed into special register HI.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

None

### **Operation:**

```
prod \leftarrow (0 || GPR[Xlat(rx)]) * (0 || GPR[Xlat(ry)])
LO \leftarrow sign_extend(prod<sub>31..0</sub>)
HI \leftarrow sign_extend(prod<sub>63..32</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

Negate NEG

15	11	10	8	7	5	4	0
RR 11101		rx			ry	NEG 01011	
5		3			3	5	

Format: NEG rx, ry MIPS16e

Purpose: Negate

To negate an integer value.

**Description:**  $GPR[rx] \leftarrow 0 - GPR[ry]$ 

The contents of GPR ry are subtracted from zero to form a 32-bit result. The result is placed in GPR rx.

### **Restrictions:**

None

## **Operation:**

```
\label{eq:continuous_continuous_continuous} \begin{split} \text{temp} &\leftarrow \text{O - GPR[Xlat(ry)]} \\ \text{GPR[Xlat(rx)]} &\leftarrow \text{sign\_extend(temp}_{31..0}) \end{split}
```

# **Exceptions:**

No Operation NOP

15	11	10	8	7	5	4	3	2		0
I8 01100		MOV32 101	2R	00	00	000	)		0 000	
5		3			3	2			3	

Format: NOP MIPS16e Assembly Idiom

**Purpose:** No Operation To perform no operation.

## **Description:**

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as MOVE \$0,\$16.

### **Restrictions:**

None

### **Operation:**

None

### **Exceptions:**

None

### **Programming Notes:**

The 0x6500 instruction word, which represents MOVE \$0,\$16, is the preferred NOP for software to use to fill jump delay slots and to pad out alignment sequences.

Not NOT

15	11	10	8	7	5	4	0
RR 11101		rx			ry	NOT 01111	
5		3			3	5	

Format: NOT rx, ry MIPS16e

Purpose: Not

To complement an integer value

**Description:**  $GPR[rx] \leftarrow (NOT GPR[ry])$ 

The contents of GPR ry are bitwise-inverted and placed in GPR rx.

**Restrictions:** 

None

**Operation:** 

 $GPR[Xlat(rx)] \leftarrow (not GPR[Xlat(ry)])$ 

**Exceptions:** 

Or OR

15	11	10	8	7	5	4	0
RR 11101		rx			ry	OR 01101	
5		3			3	5	

Format: OR rx, ry MIPS16e

Purpose: Or

To do a bitwise logical OR.

 $\textbf{Description:} \ \texttt{GPR[rx]} \ \leftarrow \ \texttt{GPR[rx]} \ \ \texttt{OR} \ \ \texttt{GPR[ry]}$ 

The contents of GPR ry are combined with the contents of GPR rx in a bitwise logical OR operation. The result is placed in GPR rx.


## **Restrictions:**

None

## **Operation:**

```
GPR[Xlat(rx)] \leftarrow GPR[Xlat(rx)] \text{ or } GPR[Xlat(ry)]
```

## **Exceptions:**



Format: RESTORE {ra,}{s0/s1/s0-1,}{framesize} (All args are optional) MIPS16e

Purpose: Restore Registers and Deallocate Stack Frame

To deallocate a stack frame before exit from a subroutine, restoring return address and static registers, and adjusting stack

```
Description: GPR[ra] \leftarrow Stack and/or GPR[17]\leftarrow Stack and/or GPR[16]\leftarrow Stack, sp \leftarrow sp + (framesize*8)
```

Restore the *ra* and/or GPR 16 and/or GPR 17 (*s0* and *s1* in the MIPS ABI calling convention) registers from the stack if the corresponding *ra*, *s0*, or *s1* bits of the instruction are set, and adjust the stack pointer by 8 times the *framesize* value. Registers are loaded from the stack assuming higher numbered registers are stored at higher stack addresses. A framesize value of 0 is interpreted as a stack adjustment of 128.

The opcode and function field describe a general save/restore operation, with the *s* fields as a variables. The individual instructions, RESTORE and SAVE have specific values for this variable.

#### **Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the *ra*, *s0*, or *s1* bits are set, then an Address Error exception will occur.

## **Operation:**

```
if framesize = 0 then
    temp \leftarrow GPR[29] + 128
    temp \leftarrow GPR[29] + (0 || (framesize << 3))
endif
temp2 \leftarrow temp
if ra = 1 then
    \texttt{temp} \leftarrow \texttt{temp} - 4
    GPR[31] ← LoadStackWord(temp)
endif
if s1 = 1 then
    \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
    GPR[17] ← LoadStackWord(temp)
endif
if s0 = 1 then
    temp \leftarrow temp - 4
    GPR[16] ← LoadStackWord(temp)
endif
GPR[29] \leftarrow temp2
LoadStackWord(vaddr)
    if vAddr_{1..0} \neq 0^2 then
        SignalException(AddressError)
    endif
    (pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)
    memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    LoadStackWord \leftarrow memword
enfunction LoadStackWord
```


MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture, Revision 2.62

## **Exceptions:**

TLB refill, TLB invalid, Address error, Bus Error

## **Programming Notes:**

This instruction executes for a variable number of cycles and performs a variable number of loads from memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.



Format: RESTORE {ra,}{xsregs,}{aregs,}{framesize}(All arguments optional) MIPS16e

**Purpose:** Restore Registers and Deallocate Stack Frame (Extended)

To deallocate a stack frame before exit from a subroutine, restoring return address and static registers from an extended static register set, and adjusting the stack

```
Description: GPR[ra] \leftarrow Stack and/or GPR[18-23,30] \leftarrow Stack and/or GPR[17] \leftarrow Stack and/or GPR[16] \leftarrow Stack and/or GPR[4-7] \leftarrow Stack, sp \leftarrow sp + (framesize * 8)
```

Restore the *ra* register from the stack if the *ra* bit is set in the instruction. Restore from the stack the number of registers in the set GPR[18-23,30] indicated by the value of the *xsregs* field. Restore from the stack GPR 16 and/or GPR 17 (s0 and s1 in the MIPS ABI calling convention) from the stack if the corresponding s0 and s1 bits of the instruction are set, restore from the stack the number of registers in the range GPR[4-7] indicated by the *aregs* field, and adjust the stack pointer by 8 times the 8-bit concatenated *framesize* value. Registers are loaded from the stack assuming higher numbered registers are stored at higher stack addresses.

### Interpretation of the aregs Field

In the standard MIPS ABIs, GPR[4-7] are designated as argument passing registers, *a0-a3*. When they are so used, they must be saved on the stack at locations allocated by the caller of the routine being entered, but need not be restored on subroutine exit. In other MIPS16e calling sequences, however, it is possible that some of the registers GPR[4-7] need to be saved as static registers on the local stack instead of on the caller stack, and restored before return from the subroutine. The encoding used for the *aregs* field of an extended RESTORE instruction is the same as that used for the extended SAVE, but since argument registers can be ignored for the purposes of a RESTORE, only the registers treated as static need be handled. The following table shows the RESTORE encoding of the *aregs* field.

aregs Encoding (binary)	Registers Restored as Static Registers
0 0 0 0	None
0 0 0 1	GPR[7]
0 0 1 0	GPR[6], GPR[7]
0 0 1 1	GPR[5], GPR[6], GPR[7]
0 1 0 0	None
0 1 0 1	GPR[7]
0 1 1 0	GPR[6], GPR[7]
0 1 1 1	GPR[5], GPR[6], GPR[7]
1 0 0 0	None
1 0 0 1	GPR[7]
1 0 1 0	GPR[6], GPR[7]
1 0 1 1	GPR[4], GPR[5], GPR[6]. GPR[7]

MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture, Revision 2.62

aregs Encoding (binary)	Registers Restored as Static Registers
1 1 0 0	None
1 1 0 1	GPR[7]
1 1 1 0	None
1 1 1 1	Reserved

#### **Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the ra, s0, s1, or xsregs fields are non-zero or the aregs field contains an encoding that implies a register load, then an Address Error exception will occur.

#### **Operation:**

```
temp \leftarrow GPR[29] + (0 || (framesize \ll 3))
temp2 \leftarrow temp
if ra = 1 then
    temp \leftarrow temp - 4
    GPR[31] ← LoadStackWord(temp)
endif
if xsregs > 0 then
    if xsregs > 1 then
        if xsregs > 2 then
             if xsregs > 3 then
                 if xsregs > 4 then
                      if xsregs > 5 then
                          if xsregs > 6 then
                              temp \leftarrow temp - 4
                              GPR[30] ← LoadStackWord(temp)
                          endif
                          \texttt{temp} \leftarrow \texttt{temp} - 4
                          GPR[23] ← LoadStackWord(temp)
                      endif
                      temp \leftarrow temp - 4
                      GPR[22] ← LoadStackWord(temp)
                 endif
                 \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
                 GPR[21] ← LoadStackWord(temp)
             endif
             \texttt{temp} \leftarrow \texttt{temp} - 4
             GPR[20] ← LoadStackWord(temp)
        endif
        \texttt{temp} \leftarrow \texttt{temp} - 4
        GPR[19] ← LoadStackWord(temp)
    endif
    temp \leftarrow temp - 4
    GPR[18] ← LoadStackWord(temp)
endif
if s1 = 1 then
    \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
    GPR[17] ← LoadStackWord(temp)
if s0 = 1 then
```

```
temp \leftarrow temp - 4
    GPR[16] ← LoadStackWord(temp)
endif
case aregs of
    0b0000 0b0100 0b1000 0b1100 0b1110: astatic \leftarrow 0
    0b0001 0b0101 0b1001 0b1101: astatic ← 1
    0b0010 0b0110 0b1010: astatic ← 2
    0b0011 0b0111: astatic ← 3
    0b1011: astatic \leftarrow 4
    otherwise: UNPREDICTABLE
endcase
if astatic > 0 then
    \texttt{temp} \leftarrow \texttt{temp} - 4
    GPR[7] ← LoadStackWord(temp)
    if astatic > 1 then
        \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
        GPR[6] ← LoadStackWord(temp)
        if astatic > 2 then
            \texttt{temp} \leftarrow \texttt{temp} - 4
            GPR[5] ← LoadStackWord(temp)
            if astatic > 3 then
                temp \leftarrow temp - 4
                GPR[4] ← LoadStackWord(temp)
            endif
        endif
    endif
endif
GPR[29] \leftarrow temp2
LoadStackWord(vaddr)
    if vAddr_{1...0} \neq 0^2 then
        SignalException(AddressError)
    endif
    (pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
    memword \leftarrow LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    LoadStackWord ← memword
enfunction LoadStackWord
```


### **Exceptions:**

TLB refill, TLB invalid, Address error, Bus Error

## **Programming Notes:**

This instruction executes for a variable number of cycles and performs a variable number of loads from memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.

Behavior of the processor is **UNPREDICTABLE** for Reserved values of *aregs*.



Format: SAVE {ra,}{s0/s1/s0-1,}{framesize} (All arguments are optional) MIPS16e

Purpose: Save Registers and Set Up Stack Frame

To set up a stack frame on entry to a subroutine, saving return address and static registers, and adjusting stack

```
Description: Stack \leftarrow GPR[ra] and/or Stack \leftarrow GPR[17] and/or Stack \leftarrow GPR[16], sp \leftarrow sp - (framesize * 8)
```

Save the *ra* and/or GPR 16 and/or GPR 17 (*s0* and *s1* in the MIPS ABI calling convention) on the stack if the corresponding *ra*, *s0*, and *s1* bits of the instruction are set, and adjust the stack pointer by 8 times the *framesize* value. Registers are stored with higher numbered registers at higher stack addresses. A *framesize* value of 0 is interpreted as a stack adjustment of 128.

The opcode and function field describe a general save/restore operation, with the *s* fields as a variables. The individual instructions, RESTORE and SAVE have specific values for this variable.

#### **Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the *ra*, *s0*, or *s1* bits are set, then an Address Error exception will occur.

#### **Operation:**


```
temp \leftarrow GPR[29]
if ra = 1 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[31])
endif
if s1 = 1 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[17])
endif
if s0 = 1 then
    temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[16])
endif
if framesize = 0 then
    temp \leftarrow GPR[29] - 128
else
   temp \leftarrow GPR[29] - (0 | (framesize \ll 3))
GPR[29] \leftarrow temp
StoreStackWord(vaddr, value)
   if vAddr_{1...0} \neq 0^2 then
       SignalException(AddressError)
   endif
    (pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
   dataword \leftarrow value
    StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endfunction StoreStackWord
```

### **Exceptions:**

TLB refill, TLB invalid, TLB modified, Address error, Bus Error

## **Programming Notes:**

This instruction executes for a variable number of cycles and performs a variable number of stores to memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.



Format: SAVE {ra,}{xsregs,}{aregs,}{framesize} (All arguments optional) MIPS16e

**Purpose:** Save Registers and Set Up Stack Frame (Extended)

To set up a stack frame on entry to a subroutine, saving return address, static, and argument registers, and adjusting the stack

**Description:** Stack  $\leftarrow$  GPR[ra] and/or Stack  $\leftarrow$  GPR[18-23,30] and/or Stack  $\leftarrow$  GPR[17] and/or Stack  $\leftarrow$  GPR[16] and/or Stack  $\leftarrow$  GPR[4-7], sp  $\leftarrow$  sp - (framesize \* 8)

Save registers GPR[4-7] specified to be treated as incoming arguments by the aregs field. Save the *ra* register on the stack if the *ra* bit of the instruction is set. Save the number of registers in the set GPR[18-23, 30] indicated by the value of the *xsregs* field, and/or GPR 16 and/or GPR 17 (s0 and s1 in the MIPS ABI calling convention) on the stack if the corresponding s0 and s1 bits of the instruction are set. Save the number of registers in the range GPR[4-7] that are to be treated as static registers as indicated by the *aregs* field, and adjust the stack pointer by 8 times the 8-bit concatenated *framesize* value. Registers are stored with higher numbered registers at higher stack addresses.

### Interpretation of the aregs Field

In the standard MIPS ABIs, GPR[4-7] are designated as argument passing registers, a0-a3. When they are so used, they must be saved on the stack at locations allocated by the caller of the routine being entered. In other MIPS16e calling sequences, however, it is possible that some of the registers GPR[4-7] will need to be saved as static registers on the local stack instead of on the caller stack. The encoding of the aregs field allows for 0-4 arguments, 0-4 statics, and for mixtures of the two. Registers are bound to arguments in ascending order, a0, a1, a2, and a3, and thus assigned to static values in the reverse order, GPR[7], GPR[6], GPR[5], and GPR[4]. The following table shows the encoding of the aregs field.

aregs Encoding (binary)	Registers Saved as Arguments	Registers Saved as Static Registers
0 0 0 0	None	None
0 0 0 1	None	GPR[7]
0 0 1 0	None	GPR[6], GPR[7]
0 0 1 1	None	GPR[5], GPR[6], GPR[7]
0 1 0 0	a0	None
0 1 0 1	a0	GPR[7]
0 1 1 0	a0	GPR[6], GPR[7]
0 1 1 1	a0	GPR[5], GPR[6], GPR[7]
1 0 0 0	a0, a1	None
1 0 0 1	a0, a1	GPR[7]
1 0 1 0	a0, a1	GPR[6], GPR[7]
1 0 1 1	None	GPR[4], GPR[5], GPR[6], GPR[7]

aregs Encoding (binary)	Registers Saved as Arguments	Registers Saved as Static Registers
1 1 0 0	a0, a1, a2	None
1 1 0 1	a0, a1, a2	GPR[7]
1 1 1 0	a0, a1, a2, a3	None
1 1 1 1	Reserved	Reserved

#### **Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the *ra*, *s0*, *s1*, or *xsregs* fields are non-zero or the *aregs* field contains an value that implies a register store, then an Address Error exception will occur.

#### **Operation:**

```
temp \leftarrow GPR[29]
temp2 \leftarrow GPR[29]
case aregs of
   0b0000 0b0001 0b0010 0b0011 0b1011: args \leftarrow 0
   0b0100 0b0101 0b0110 0b0111: args \leftarrow 1
   0b1000 0b1001 0b1010: args \leftarrow 2
   0b1100 0b1101: args ← 3
   0b1110: args \leftarrow 4
   otherwise: UNPREDICTABLE
endcase
if args > 0 then
   StoreStackWord(temp, GPR[4])
   if args > 1 then
       StoreStackWord(temp + 4, GPR[5])
       if args > 2 then
           StoreStackWord(temp + 8, GPR[6])
           if args > 3 then
               StoreStackWord(temp + 12, GPR[7])
           endif
        endif
    endif
endif
if ra = 1 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[31])
endif
if xsregs > 0 then
   if xsregs > 1 then
       if xsregs > 2 then
           if xsregs > 3 then
               if xsregs > 4 then
                   if xsregs > 5 then
                       if xsregs > 6 then
                           temp \leftarrow temp - 4
                           StoreStackWord(temp, GPR[30])
                       endif
                       temp \leftarrow temp - 4
                       StoreStackWord(temp, GPR[23])
                   endif
                   \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
```

MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Architecture, Revision 2.62

```
StoreStackWord(temp, GPR[22])
               endif
               \texttt{temp} \leftarrow \texttt{temp} - 4
               StoreStackWord(temp, GPR[21])
           endif
           temp \leftarrow temp - 4
           StoreStackWord(temp, GPR[20])
       endif
       \texttt{temp} \, \leftarrow \, \texttt{temp} \, - \, 4
       StoreStackWord(temp, GPR[19])
    endif
    temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[18])
endif
if s1 = 1 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[17])
endif
if s0 = 1 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[16])
endif
case aregs of
    0b0000 0b0100 0b1000 0b1100 0b1110: astatic \leftarrow 0
    0b0001 0b0101 0b1001 0b1101: astatic ← 1
    0b0010 0b0110 0b1010: astatic ← 2
    0b0011 0b0111: astatic \leftarrow 3
   0b1011: astatic \leftarrow 4
   otherwise: UNPREDICTABLE
endcase
if astatic > 0 then
   temp \leftarrow temp - 4
   StoreStackWord(temp, GPR[7])
   if astatic > 1 then
       temp \leftarrow temp - 4
       StoreStackWord(temp, GPR[6])
       if astatic > 2 then
           temp \leftarrow temp - 4
           StoreStackWord(temp, GPR[5])
           if astatic > 3 then
               temp \leftarrow temp - 4
               StoreStackWord(temp, GPR[4])
           endif
       endif
   endif
endif
temp \leftarrow temp2 - (0 | (framesize << 3))
GPR[29] \leftarrow temp
StoreStackWord(vaddr, value)
   if vAddr_1 	 0 \neq 0^2 then
       SignalException(AddressError)
   endif
    (pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
   dataword \leftarrow value
   StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endfunction StoreStackWord
```

### **Exceptions:**

TLB refill, TLB invalid, TLB modified, Address error, Bus Error

#### **Programming Notes:**

This instruction executes for a variable number of cycles and performs a variable number of stores to memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.

Behavior of the processor is **UNPREDICTABLE** for Reserved values of *aregs*.

Store Byte SB

15	11	10	8	7	5	4	0
SB 11000		rx			ry	offset	
5		3			3	5	

Format: SB ry, offset(rx) MIPS16e

Purpose: Store Byte

To store a byte to memory.

**Description:**  $memory[GPR[rx] + offset] \leftarrow GPR[ry]$ 

The 5-bit *offset* is zero-extended, then added to the contents of GPR *rx* to form the effective address. The least-significant byte of GPR *ry* is stored at the effective address.

### **Restrictions:**

None

### **Operation:**

```
\begin{array}{l} \text{vAddr} \leftarrow \text{zero\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..2}} \parallel (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{bytesel} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{dataword} \leftarrow \text{GPR[rt]}_{31-8*\text{bytesel..0}} \parallel 0^{8*\text{bytesel}} \\ \text{StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)} \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

Store Byte (Extended) SB

31	27	26	21	20	16	15	11	10	8	7	5	4	0	
EXTEND 11110			offset 10:5		offset 15:11	SB 11000		rx		ry			offset 4:0	
5		•	6		5	5		3		3		•	5	

Format: SB ry, offset(rx) MIPS16e

Purpose: Store Byte (Extended)

To store a byte to memory.

**Description:**  $memory[GPR[rx] + offset] \leftarrow GPR[ry]$ 

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The least-significant byte of GPR *ry* is stored at the effective address.

#### **Restrictions:**

None

### **Operation:**

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \parallel (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{bytesel} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{dataword} \leftarrow \text{GPR[rt]}_{31-8*\text{bytesel...0}} \parallel 0^{8*\text{bytesel}} \\ \text{StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)} \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

15		11	10	5	4	0
	RR 11101		code		SDBBP 00001	
	5		6		5	

Format: SDBBP code EJTAG

**Purpose:** Software Debug Breakpoint To cause a debug breakpoint exception

## **Description:**

This instruction causes a debug exception, passing control to the debug exception handler. If the processor is executing in Debug Mode when the SDBBP instruction is executed the exception is a Debug Mode Exception, which sets the  $Debug_{DExcCode}$  field to the value 0x9 (Bp). The code field can be used for passing information to the debug exception handler, and is retrieved by the debug exception handler only by loading the contents of the memory word containing the instruction, using the DEPC register. The CODE field is not used in any way by the hardware.

#### **Restrictions:**

### **Operation:**

```
If Debug<sub>DM</sub> = 0 then
    SignalDebugBreakpointException()
else
    SignalDebugModeBreakpointException()
endif
```

#### **Exceptions:**

Debug Breakpoint Exception
Debug Mode Breakpoint Exception

Sign-Extend Byte SEB

15	11	10	8	7	5	4		0
RR 11101		rx		SI 1	EB 00		CNVT 10001	
5		3			3		5	

Format: SEB rx MIPS16e

Purpose: Sign-Extend Byte

Sign-extend least significant byte in register rx.

**Description:**  $GPR[rx] \leftarrow sign\_extend(GPR[rx]7..0)$ 

The least significant byte of GPR rx is sign-extended and the value written back to rx.

### **Restrictions:**

None

## **Operation:**

```
\begin{aligned} \text{temp} &\leftarrow \text{GPR[Xlat(rx)]} \\ \text{GPR[Xlat(rx)]} &\leftarrow \text{sign\_extend(temp}_{7..0}) \end{aligned}
```

## **Exceptions:**

None.

# **Programming Notes:**

None.

15		11	10	8	7	5	4		0
	RR 11101		1	x	SE 10			CNVT 10001	
	5			3	3	3	•	5	

Format: SEH rx MIPS16e

**SEH** 

**Purpose:** Sign-Extend Halfword

Sign-extend least significant word in register rx.

 $\textbf{Description:} \, \texttt{GPR[rx]} \, \leftarrow \, \texttt{sign\_extend(GPR[rx]}_{15..0}) \, ;$ 

The least significant halfword of GPR rx is sign-extended and the value written back to rx.

### **Restrictions:**

None

# **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow \text{GPR[Xlat(rx)]} \\ \text{GPR[Xlat(rx)]} \leftarrow \text{sign\_extend(temp}_{15..0}) \end{array}
```

## **Exceptions:**

None.

## **Programming Notes:**

None.

Store Halfword SH

15	11	10	8	7	5	4	0
SH 11001		rx			ry	offset	
5		3			3	5	

Format: SH ry, offset(rx) MIPS16e

Purpose: Store Halfword

To store a halfword to memory.

**Description:** memory[GPR[rxGPR[ + offset] ← GPR[ry]

The 5-bit *offset* is shifted left 1 bit, zero-extended, and then added to the contents of GPR *rx* to form the effective address. The least-significant halfword of GPR *ry* is stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

### **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{zero\_extend}(\text{offset} \parallel 0) + \text{GPR[Xlat(rx)]} \\ \text{if } \text{vAddr}_0 \neq 0 \text{ then} \\ & \text{SignalException(AddressError)} \\ \text{endif} \\ \text{(pAddr, CCA)} \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \parallel (\text{pAddrl}_{1...0} \text{ xor (ReverseEndian } \parallel 0)) \\ \text{bytesel} \leftarrow \text{vAddrl}_{1...0} \text{ xor (BigEndianCPU } \parallel 0) \\ \text{dataword} \leftarrow \text{GPR[Xlat(ry)]}_{31-8*\text{bytesel...0}} \parallel 0^{8*\text{bytesel}} \\ \text{StoreMemory (CCA, HALFWORD, dataword, pAddr, vAddr, DATA)} \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

3	1 27	26	21	20	16	15	11	10	8	7	5	4	0
	EXTEND 11110		offset 10:5		offset 15:11	SH 11001		rx		!	ry		offset 4:0
	5		6		5	5		3			3		5

Format: SH ry, offset(rx) MIPS16e

**Purpose:** Store Halfword (Extended)

To store a halfword to memory.

**Description:**  $memory[GPR[rx] + offset] \leftarrow GPR[ry]$ 

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The least-significant halfword of GPR *ry* is stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

### **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[Xlat(rx)]} \\ \text{if } \text{vAddr}_0 \neq 0 \text{ then} \\ & \text{SignalException(AddressError)} \\ \text{endif} \\ \text{(pAddr, CCA)} \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \parallel \text{(pAddrl}_{1...0} \text{ xor (ReverseEndian } \parallel 0))} \\ \text{bytesel} \leftarrow \text{vAddrl}_{1...0} \text{ xor (BigEndianCPU } \parallel 0) \\ \text{dataword} \leftarrow \text{GPR[Xlat(ry)]}_{31-8*\text{bytesel...0}} \parallel 0^{8*\text{bytesel}} \\ \text{StoreMemory (CCA, HALFWORD, dataword, pAddr, vAddr, DATA)} \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

15	11	10	8	7	5	4	2	1	0
SHIFT 00110		r	x		ry	Si	a	SI 0	-L
5		3	3		3	3	}	- 2	2

Format: SLL rx, ry, sa MIPS16e

Purpose: Shift Word Left Logical

To execute a left-shift of a word by a fixed number of bits—1 to 8 bits.

**Description:**  $GPR[rx] \leftarrow GPR[ry] \ll sa$ 

The 32-bit contents of GPR *ry* are shifted left, and zeros are inserted into the emptied low-order bits. The 3-bit *sa* field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR *rx*.

### **Restrictions:**

None

# **Operation:**

```
if sa = 0^3 then

s \leftarrow 8

else

s \leftarrow 0^2 || sa

endif

temp \leftarrow GPR[Xlat(ry)]<sub>(31-s)..0</sub> || 0^s

GPR[Xlat(rx)] \leftarrow temp
```

## **Exceptions:**

31	27	26	22	21		16	15		11	10	8	7	5	4		2	1	0
EXTEND 11110			sa4:0		0 000000			SHIFT 00110		rx			ry		0 000		SL 00	L
5			5	•	6			5		3			3	•	3		2	

Format: SLL rx, ry, sa MIPS16e

**Purpose:** Shift Word Left Logical (Extended)

To execute a left-shift of a word by a fixed number of bits—0 to 31 bits.

**Description:**  $GPR[rx] \leftarrow GPR[ry] \ll sa$ 

The 32-bit contents of GPR *ry* are shifted left, and zeros are inserted into the emptied low-order bits. The 5-bit *sa* field specifies the shift amount. The result is placed into GPR *rx*.

#### **Restrictions:**

None

### **Operation:**

```
s \leftarrow sa

temp \leftarrow GPR[Xlat(ry)]_{(31-s)..0} \parallel 0^s

GPR[Xlat(rx)] \leftarrow temp
```

## **Exceptions:**

15	11	10	8	7	5	4	0
RR 11101		rx		1	ry		SLLV 00100
5		3			3		5

Format: SLLV ry, rx MIPS16e

Purpose: Shift Word Left Logical Variable

To execute a left-shift of a word by a variable number of bits.

**Description:**  $GPR[ry] \leftarrow GPR[ry] \iff GPR[rx]$ 

The 32-bit contents of GPR *ry* are shifted left, and zeros are inserted into the emptied low-order bits; the result word is and placed back in GPR *ry*. The 5 low-order bits of GPR *rx* specify the shift amount.

### **Restrictions:**

None

## **Operation:**

```
\begin{split} \mathbf{s} &\leftarrow \mathtt{GPR}[\mathtt{Xlat}(\mathtt{rx})]_{4..0} \\ \mathtt{temp} &\leftarrow \mathtt{GPR}[\mathtt{Xlat}(\mathtt{ry})]_{(31-\mathbf{s})..0} \parallel \mathbf{0}^{\mathbf{s}} \\ \mathtt{GPR}[\mathtt{Xlat}(\mathtt{ry})] &\leftarrow \mathtt{temp} \end{split}
```

# **Exceptions:**

Set on Less Than SLT

15	11	10	8	7	5	4	0
RR 11101		17	x		ry	2	SLT 0010
5		3	3		3		5

Format: SLT rx, ry MIPS16e

Purpose: Set on Less Than

To record the result of a less-than comparison.

**Description:**  $T \leftarrow (GPR[rx] < GPR[ry])$ 

The contents of GPR ry are subtracted from the contents of GPR rx. Considering both quantities as signed integers, if the contents of GPR rx are less than the contents of GPR ry, the result is set to 1 (true); otherwise, the result is set to 0 (false). This result is placed into GPR 24.

### **Restrictions:**

None

## **Operation:**

```
if GPR[Xlat(rx)] < GPR[Xlat(ry)] then GPR[24] \leftarrow 0^{GPRLEN-1} \parallel 1 else GPR[24] \leftarrow 0^{GPRLEN} endif
```

# **Exceptions:**

15	11	10	8	3	7		0
SLTI 01010			rx			immediate	
5			3			8	

Format: SLTI rx, immediate MIPS16e

Purpose: Set on Less Than Immediate

To record the result of a less-than comparison with a constant.

```
Description: T \leftarrow (GPR[rx] < immediate)
```

The 8-bit *immediate* is zero-extended and subtracted from the contents of GPR *rx*. Considering both quantities as signed integers, if GPR *rx* is less than the zero-extended immediate, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

### **Restrictions:**

None

## **Operation:**

```
if GPR[Xlat(rx)] < zero_extend(immediate) then GPR[24] \leftarrow 0<sup>GPRLEN-1</sup> \parallel 1 else GPR[24] \leftarrow 0<sup>GPRLEN</sup> endif
```

### **Exceptions:**

31	27	26	21	20	16	15	11	10	8	7	5	4		0
EXTEN 11110			imm 10:5		imm 15:11	SLTI 01010		rx		000	)		imm 4:0	
5			6		5	5		3		3			5	

Format: SLTI rx, immediate MIPS16e

Purpose: Set on Less Than Immediate (Extended)

To record the result of a less-than comparison with a constant.

```
Description: T \leftarrow (GPR[rx] < immediate)
```

The 16-bit *immediate* is sign-extended and subtracted from the contents of GPR rx. Considering both quantities as signed integers, if GPR rx is less than the sign-extended *immediate*, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

### **Restrictions:**

None

## **Operation:**

```
if GPR[Xlat(rx)] < sign_extend(immediate) then GPR[24] \leftarrow 0^{GPRLEN-1} \parallel 1 else GPR[24] \leftarrow 0^{GPRLEN} endif
```

## **Exceptions:**

15	11	10		8	7		0
SLTIU 01011			rx			immediate	
 5			3			8	

Format: SLTIU rx, immediate MIPS16e

Purpose: Set on Less Than Immediate Unsigned

To record the result of an unsigned less-than comparison with a constant.

```
Description: T \leftarrow (GPR[rx] < immediate)
```

The 8-bit *immediate* is zero-extended and subtracted from the contents of GPR *rx*. Considering both quantities as unsigned integers, if GPR *rx* is less than the zero-extended *immediate*, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

### **Restrictions:**

None

## **Operation:**

### **Exceptions:**

31	27	26	21	20 16	15	11	10	8	7	5	4	0
	EXTEND 11110	imm 10:5		imm 15:11	SLTIU 01011		rx		000	0		imm 4:0
,	5	6		5	5		3		3		•	5

Format: SLTIU rx, immediate MIPS16e

Purpose: Set on Less Than Immediate Unsigned (Extended)

To record the result of an unsigned less-than comparison with a constant.

```
Description: T \leftarrow (GPR[rx] < immediate)
```

The 16-bit *immediate* is sign-extended and subtracted from the contents of GPR *rx*. Considering both quantities as unsigned integers, if GPR *rx* is less than the sign-extended *immediate*, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

### **Restrictions:**

None

## **Operation:**

### **Exceptions:**

15	11	10	8	7	5	4	0
RR 11101		rx			ry	SLTU 00011	
5		3			3	5	

Format: SLTU rx, ry MIPS16e

Purpose: Set on Less Than Unsigned

To record the result of an unsigned less-than comparison.

```
Description: T \leftarrow (GPR[rx] < GPR[ry])
```

The contents of GPR *ry* are subtracted from the contents of GPR *rx*. Considering both quantities as unsigned integers, if the contents of GPR *ry* are less than the contents of GPR *ry*, set the result to 1 (true); otherwise, set the result to 0 (false). The result is placed into GPR 24.

## **Restrictions:**

None

## **Operation:**

## **Exceptions:**

15	11	10	8	7	5	4	2	1	0
SHIFT 00110		rx			ry	SZ	l	SR 1	1
5		3			3	3		2	2

Format: SRA rx, ry, sa MIPS16e

Purpose: Shift Word Right Arithmetic

To execute an arithmetic right-shift of a word by a fixed number of bits—1 to 8 bits.

 $\textbf{Description:} \ \texttt{GPR[rx]} \ \leftarrow \ \texttt{GPR[ry]} \ >> \ \texttt{sa} \ \ (\texttt{arithmetic})$ 

The 32-bit contents of GPR *ry* are shifted right, and the sign bit is replicated into the emptied high-order bits. The 3-bit *sa* field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR *rx*.

## **Restrictions:**

None

# **Operation:**

```
s \leftarrow 0^2 \parallel sa

if (s = 0) then

s \leftarrow 8

endif

temp \leftarrow (GPR[Xlat(ry)]_{31})^s \parallel GPR[Xlat(ry)]_{31..s}

GPR[Xlat(rx)] \leftarrow temp
```

## **Exceptions:**

31	27	26	22	21 1	16 1	15	11	10	8	7	5	4		2	1	0
EXTEND 11110			sa4:0	0 000000		SHIFT 00110		rx		ry			0000		SR 11	1
5			5	6		5		3		3			3		2	

Format: SRA rx, ry, sa MIPS16e

Purpose: Shift Word Right Arithmetic (Extended)

To execute an arithmetic right-shift of a word by a fixed number of bits—0 to 31bits.

**Description:**  $GPR[rx] \leftarrow GPR[ry] \gg sa$  (arithmetic)

The 32-bit contents of GPR *ry* are shifted right, and the sign bit is replicated into the emptied high-order bits. The 5-bit *sa* field specifies the shift amount. The result is placed into GPR *rx*.

## **Restrictions:**

None

# **Operation:**

```
s \leftarrow sa

temp \leftarrow (GPR[Xlat(ry)]_{31})^s \parallel GPR[Xlat(ry)]_{31..s}

GPR[Xlat(rx)] \leftarrow sign\_extend(temp_{31..0})
```

# **Exceptions:**

1	5	11	10	8	7	5	4		0
	RR 11101		r	X		ry		SRAV 00111	
	5		3	3		3		5	

Format: SRAV ry, rx MIPS16e

Purpose: Shift Word Right Arithmetic Variable

To execute an arithmetic right-shift of a word by a variable number of bits.

**Description:**  $GPR[ry] \leftarrow GPR[ry] \gg GPR[rx]$  (arithmetic)

The 32-bit contents of GPR *ry* are shifted right, and the sign bit is replicated into the emptied high-order bits; the word result is placed back in GPR *ry*. The 5 low-order bits of GPR *rx* specify the shift amount.

## **Restrictions:**

None

# **Operation:**

```
\begin{split} \mathbf{s} &\leftarrow \mathtt{GPR}[\mathtt{Xlat}(\mathtt{rx})]_{4..0} \\ \mathtt{temp} &\leftarrow (\mathtt{GPR}[\mathtt{Xlat}(\mathtt{ry})]_{31})^{\mathtt{s}} \parallel \mathtt{GPR}[\mathtt{Xlat}(\mathtt{ry})]_{31..\mathtt{s}} \\ \mathtt{GPR}[\mathtt{Xlat}(\mathtt{ry})] &\leftarrow \mathtt{temp} \end{split}
```

# **Exceptions:**

15	11	10	8	7	5	4	2	1	0
SHIFT 00110			rx		ry	sa		SR 10	RL 0
5			3		3	3		2	<del>)</del>

Format: SRL rx, ry, sa MIPS16e

Purpose: Shift Word Right Logical

To execute a logical right-shift of a word by a fixed number of bits—1 to 8 bits.

**Description:**  $GPR[rx] \leftarrow GPR[ry] \gg sa$  (logical)

The 32-bit contents of GPR *ry* are shifted right, and zeros are inserted into the emptied high-order bits. The 3-bit *sa* field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR *rx*.

## **Restrictions:**

None

# **Operation:**

```
if sa = 0^3 then

s \leftarrow 8

else

s \leftarrow 0^2 || sa

endif

temp \leftarrow 0^s || GPR[Xlat(ry)]<sub>31..s</sub>

GPR[Xlat(rx)] \leftarrow temp
```

## **Exceptions:**

31	27	26	22	21	16	15	11	10	8	7	5	4		2	1 0	
EXTEND 11110			sa4:0	0 000000		SHIFT 00110		rx		ry			0 000		SRL 10	
5			5	6		5		3		3		•	3		2	_

Format: SRL rx, ry, sa MIPS16e

Purpose: Shift Word Right Logical (Extended)

To execute a logical right-shift of a word by a fixed number of bits—0 to 31 bits.

**Description:**  $GPR[rx] \leftarrow GPR[ry] \gg sa$  (logical)

The 32-bit contents of GPR *ry* are shifted right, and zeros are inserted into the emptied high-order bits. The 5-bit *sa* field specifies the shift amount. The result is placed into GPR *rx*.

## **Restrictions:**

None

# **Operation:**

```
s \leftarrow sa

temp \leftarrow 0^s \parallel GPR[Xlat(ry)]_{31..s}

GPR[Xlat(rx)] \leftarrow temp
```

# **Exceptions:**

15	11	10	8	7	5	4		0
RR 11101		rx			ry		SRLV 00110	
5		3			3		5	

Format: SRLV ry, rx MIPS16e

Purpose: Shift Word Right Logical Variable

To execute a logical right-shift of a word by a variable number of bits.

**Description:**  $GPR[ry] \leftarrow GPR[ry] \gg GPR[rx]$  (logical)

The 32-bit contents of GPR *ry* are shifted right, and zeros are inserted into the emptied high-order bits; the word result is placed back in GPR *ry*. The 5 low-order bits of GPR *rx* specify the shift amount.

## **Restrictions:**

None

# **Operation:**

```
\begin{split} \mathbf{s} &\leftarrow \mathtt{GPR[Xlat(rx)]}_{4..0} \\ \mathtt{temp} &\leftarrow \mathbf{0^s} \parallel \mathtt{GPR[Xlat(ry)]}_{31..s} \\ \mathtt{GPR[Xlat(ry)]} &\leftarrow \mathtt{temp} \end{split}
```

# **Exceptions:**

15	11	10	8	7	5	4	2	1	0
RRR 11100		1	rx		ry	rz		SU:	1
5			3		3	3		2	2

Format: SUBU rz, rx, ry MIPS16e

Purpose: Subtract Unsigned Word

To subtract 32-bit integers.

**Description:** GPR[rz] ← GPR[rx] − GPR[ry]

The 32-bit word value in GPR ry is subtracted from the 32-bit value in GPR rx and the 32-bit arithmetic result is placed into GPR rz.

No integer overflow exception occurs under any circumstances.

## **Restrictions:**

None

## **Operation:**

```
temp ← GPR[Xlat(rx)] - GPR[Xlat(ry)]
GPR[Xlat(rz)] ← (temp)
```


#### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Store Word SW



Format: SW ry, offset(rx) MIPS16e

**Purpose:** Store Word

To store a word to memory.

**Description:** memory[GPR[rx] + offset] ← GPR[ry]

The 5-bit *offset* is shifted left 2 bits, zero-extended, and then added to the contents of GPR *rx* to form the effective address. The contents of GPR *ry* are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0^2) + {\rm GPR[Xlat(rx)]} \\ {\rm if} \ {\rm vAddr}_{1..0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm STORE}) \\ {\rm dataword} \leftarrow {\rm GPR[Xlat(ry)]} \\ {\rm StoreMemory} \ ({\rm CCA}, \ {\rm WORD}, \ {\rm dataword}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ \end{array}
```

#### **Exceptions:**

31	27	26	2	21 2	20 16	15	11	10	8	7	5	4	0
EXTEND 11110			offset 10:5		offset 15:11	SW 11011		rx			ry		offset 4:0
5			6		5	5		3			3		5

Format: SW ry, offset(rx) MIPS16e

**Purpose:** Store Word (Extended)

To store a word to memory.

**Description:** memory[GPR[rx] + offset] ← GPR[ry]

The 16-bit *offset* is sign-extended and then added to the contents of GPR *rx* to form the effective address. The contents of GPR *ry* are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[Xlat(rx)]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← GPR[Xlat(ry)]
StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
```

#### **Exceptions:**

15	11	10	8	7	5	4	1	0
SWSP 11010		rx				offset		
5		3				8		

Format: SW rx, offset(sp) MIPS16e

**Purpose:** Store Word *rx* (SP-Relative) To store an SP-relative word to memory.

**Description:**  $memory[GPR[sp] + offset] \leftarrow GPR[rx]$ 

The 8-bit *offset* is shifted left 2 bits, zero-extended, and then added to the contents of GPR 29 to form the effective address. The contents of GPR *rx* are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0^2) + {\rm GPR}[29] \\ {\rm if} \ {\rm vAddr}_{1..0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm STORE}) \\ {\rm dataword} \leftarrow {\rm GPR}[{\rm Xlat}({\rm rx})] \\ {\rm StoreMemory} \ ({\rm CCA}, \ {\rm WORD}, \ {\rm dataword}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ \end{array}
```

#### **Exceptions:**

31	27	26	21	20	16	15		11	10	8	7	5	4	0	
EXTEND 11110			offset 10:5		offset 15:11		SWSP 11010		rx		00	) )()		offset 4:0	
5			6		5		5		3	·	3	3		5	_

Format: SW rx, offset(sp) MIPS16e

**Purpose:** Store Word *rx* (SP-Relative, Extended)

To store an SP-relative word to memory.

**Description:** memory[GPR[sp] + offset] ← GPR[rx]

The 16-bit *offset* is sign-extended and then added to the contents of GPR 29 to form the effective address. The contents of GPR *rx* are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR}[29] \\ {\rm if} \ {\rm vAddr}_{1...0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm STORE}) \\ {\rm dataword} \leftarrow {\rm GPR}[{\rm Xlat}({\rm rx})] \\ {\rm StoreMemory}\ ({\rm CCA},\ {\rm WORD},\ {\rm dataword},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ \end{array}
```

#### **Exceptions:**



Format: SW ra, offset(sp) MIPS16e

**Purpose:** Store Word *ra* (SP-Relative)

To store register *ra* SP-relative to memory.

**Description:** memory[sp + offset] ← ra

The 8-bit *offset* is shifted left 2 bits, zero-extended, and then added to the contents of GPR 29 to form the effective address. The contents of GPR 31 are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm zero\_extend}({\rm offset} \parallel 0^2) + {\rm GPR}[29] \\ {\rm if} \ {\rm vAddr}_{1..0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm STORE}) \\ {\rm dataword} \leftarrow {\rm GPR}[31] \\ {\rm StoreMemory} \ ({\rm CCA}, \ {\rm WORD}, \ {\rm dataword}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ \end{array}
```

#### **Exceptions:**

	31	27	26	21	20	16	15		11	10	8	7	5	4	0
	EXTEND 11110			offset 10:5		offset 15:11		I8 01100		SWRAS 010	SP		0 000		offset 4:0
_	5			6		5		5		3			3		5

Format: SW ra, offset(sp) MIPS16e

**Purpose:** Store Word *ra* (SP-Relative, Extended)

To store register *ra* SP-relative to memory.

**Description:** memory[sp + offset]  $\leftarrow$  ra

The 16-bit *offset* is sign-extended and then added to the contents of GPR 29 to form the effective address. The contents of GPR 31 are stored at the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
\label{eq:vAddr} \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR[29]} \\ {\rm if} \ {\rm vAddr}_{1..0} \neq 0^2 \ {\rm then} \\ {\rm SignalException}({\rm AddressError}) \\ {\rm endif} \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr},\ {\rm DATA},\ {\rm STORE}) \\ {\rm dataword} \leftarrow {\rm GPR[31]} \\ {\rm StoreMemory} \ ({\rm CCA},\ {\rm WORD},\ {\rm dataword},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \end{array}
```

#### **Exceptions:**

Exclusive OR XOR

15	11	10	8	7	5	4		0
RR 11101		rx			ry		XOR 01110	
5		3			3		5	

Format: XOR rx, ry MIPS16e

**Purpose:** Exclusive OR

To do a bitwise logical Exclusive OR.

**Description:**  $GPR[rx] \leftarrow GPR[rx] XOR GPR[ry]$ 

The contents of GPR *ry* are combined with the contents of GPR rx in a bitwise Exclusive OR operation. The result is placed in GPR *rx*.

# **Restrictions:**

None

# **Operation:**

```
GPR[Xlat(rx)] ← GPR[Xlat(rx)] xor GPR[Xlat(ry)]
```

# **Exceptions:**

Zero-Extend Byte ZEB

15		11	10	8	7	5	4		0
	RR 11101		r	x	ZE 00			CNVT 10001	
	5		3	3	3	}		5	

Format: ZEB rx MIPS16e

**Purpose:** Zero-Extend Byte

Zero-extend least significant byte in register rx.

 $\textbf{Description:} \, \texttt{GPR[rx]} \, \leftarrow \, \texttt{zero\_extend} \, (\texttt{GPR[rx]}_{7 \dots 0}) \, ;$ 

The least significant byte of GPR rx is zero-extended and the value written back to rx.

## **Restrictions:**

None

# **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow \text{GPR[Xlat(rx)]} \\ \text{GPR[Xlat(rx)]} \leftarrow 0 \parallel \text{temp}_{7..0} \end{array}
```

# **Exceptions:**

None

# **Programming Notes:**

Zero-Extend Halfword ZEH

15		11	10	8	7	5	4		0
	RR 11101		1	·x	ZI 00			CNVT 10001	
	5	•		3		3		5	

Format: ZEH rx MIPS16e

Purpose: Zero-Extend Halfword

Zero-extend least significant halfword in register rx.

 $\textbf{Description:} \, \texttt{GPR[rx]} \, \leftarrow \, \texttt{zero\_extend} \, (\texttt{GPR[rx]}_{15..0}) \, ;$ 

The least significant halfword of GPR rx is zero-extended and the value written back to rx.

## **Restrictions:**

None

# **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow \text{GPR[Xlat(rx)]} \\ \text{GPR[Xlat(rx)]} \leftarrow 0 \parallel \text{temp}_{15..0} \end{array}
```

# **Exceptions:**

None

# **Programming Notes:**



# **Revision History**

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

Revision	Date	Description	
0.90	November 1, 2000	External review copy of reorganized and updated architecture documentation.	
0.91	November 15, 2000	<ul> <li>Changes in this revision:</li> <li>Correct table 3-10 description of branch instructions (branches really are implemented in the 32-bit architecture and are extensible)</li> <li>Correct the pseudo code for all MIPS16 branches - the offset value thould be added to the address of the instruction following the branch, not the branch itself.</li> </ul>	
0.92	December 15, 2000	Changes in this revision: • Add missing I8_MOVER32 instruction format.	
0.93	January 25, 2001	<ul> <li>Changes in this revision:</li> <li>Correct minor typos in the previous version.</li> <li>Add the 32-bit MIPS version of JALX and update the instruction descriptions of JAL and JALX.</li> </ul>	
0.95	March 12, 2001	Document cleanup for next external release.	
0.96	November 12, 2001	Changes in this revision:  Declassify the MIPS32 Architecture for Programmers volume.  Fix PDF bookmarks for the MIPS16 instructions.  Fix formatting in instruction translation section.  Correct the description of the shift count for extended SRA and SLL.  Change all uses of "MIPS16" to "MIPS16e".	
1.00	August 29, 2002	<ul> <li>Changes in this revision:</li> <li>Update pseudo code for SAVE and RESTORE to be explicit about the memory operations inherent in the instructions.</li> <li>Correct extended PC-relative LW and LD to remove the implication that they can be executed in the delay slot of a jump.</li> <li>Add section defining instruction fetch restrictions when the processor is running in MIPS16e mode and the fetch address is in uncached memory.</li> </ul>	

# **Revision History**

Revision	Date	Description
2.00	May 15, 2003	<ul> <li>Changes in this revision:</li> <li>For MIPS64 processors, add a programming note to ADDIUPC to indicate that this instruction will generate the expected result only when run in the 32-bit Compatibility Address Space.</li> <li>For MIPS64 processors, clean up the input operand sign-extension requirements for ADDIUPC, ADDIUSP, ADDU, NEG, SEB, SEH, SEW, ZEB, ZEH, and ZEW.</li> <li>Add a note to specify that the ISA Mode flag is made available to software in <i>EPC</i>, <i>ErrorEPC</i>, or <i>DEPC</i> when an exception occurs.</li> <li>Clarify that for the purposes of Watchpoints and EJTAG Breakpoints, that PC-releative load references are consider data, not instruction, references.</li> </ul>
2.50	July 1, 2005	<ul> <li>Changes in this revision:</li> <li>Make it explicit that attempting to execute a non-extensible instruction must cause a Reserved Instruction exception. This was implied, but not explicitly stated in the previous revision of the document.</li> <li>Update all files to FrameMaker 7.1.</li> <li>Correct copyright year in Architecture for Programmers version.</li> </ul>
2.60	June 25, 2008	Changes in this revision:  • JALR.HB and JR.HB act like JALR and JR.
2.61	January 26, 2010	MIPS64-only release: Store Doubleword ra (SP-relative, Extended), instruction bits 7:5 should be zero, not holding ra value. Similiar to Store Word ra (SP-relative, Extended)
2.62	December 16, 2012	<ul> <li>Updated Cover logos</li> <li>Updated copyright text</li> <li>About this book chapter updated for R5 (DSP, MT, VZ, MSA modules)</li> </ul>