
dsPIC30F CAN Interrupt Management

<i>Author: Priyabrata Sinha Microchip Technology Inc.</i>

INTRODUCTION

This technical brief provides a general overview of how Controller Area Network (CAN) interrupt events are handled by the dsPIC30F Digital Signal Controller (DSC) hardware, including how a typical user application might process these events. It also describes an application scenario in which some special interrupt handling methods may need to be implemented by the user applications.

CAN INTERRUPTS OVERVIEW

A dsPIC30F DSC device can have up to two CAN modules, referred to as CAN1 and CAN2. Each CAN module generates a different interrupt, with its own dedicated interrupt vector, interrupt enable bit (C1IE or C2IE), interrupt status flag (C1IF or C2IF), and interrupt priority bits (C1IP<2:0> or C2IP<2:0>).

A CAN interrupt can be generated by one or more of the eight possible events. Each of these eight events has its own interrupt event enable bit (in the C1INTE or C2INTE register) and its own interrupt event flag (in the C1INTF or C2INTF register). A certain CAN event can cause an interrupt only if the corresponding event's interrupt enable bit is set. However, the CAN event flag is set when the event occurs whether the corresponding event's interrupt enable bit is set or not.

The eight event flags that can trigger a CAN interrupt in the dsPIC30F are as follows:

- RX0IF: Data received in receive buffer 0
- RX1IF: Data received in receive buffer 1
- TX0IF: Data has been completely transmitted from transmit buffer 0
- TX1IF: Data has been completely transmitted from transmit buffer 1
- TX2IF: Data has been completely transmitted from transmit buffer 2
- WAKIF: CAN module has woken up from Disable or Sleep mode on detection of CAN bus activity
- IVRIF: Invalid Message Received
- ERRIF: This error event is a logical OR of the following eight possible transmission or reception error conditions
 - EWARN: Transmitter or receiver warning

- RXWAR: Receiver error warning
- TXWAR: Transmitter error warning
- RXBP: Receiver error passive state
- TXBP: Transmitter error passive state
- TXBO: Transmitter bus off state
- RX1OVR: Receive buffer 1 data overflow
- RX0OVR: Receive buffer 0 data overflow

Refer to the “*dsPIC30F Family Reference Manual*” (DS70046), which is available from the Microchip Web site (www.microchip.com) for details about each of the individual error conditions and states.

The individual event flag states in the end of the previous instruction cycle and the beginning of the current instruction cycle, are compared by the CAN interrupt event handling logic using a logical XOR operation. Therefore, an interrupt request is generated only if a previously clear individual interrupt event is set in the current instruction cycle.

Also, the individual event flags and enable bits are decoded to generate the ICODE<2:0> status bits that indicate which interrupt event has occurred most recently. For example, the ICODE<2:0> bits can be used in an Interrupt Service Routine (ISR) to conditionally execute (using a jump table) different event handlers.

CAN INTERRUPT HANDLING IN A USER APPLICATION

A typical CAN ISR can be expected to perform the following sequence of operations:

- Inspect each interrupt event flag in the lower byte of the C1INTF (or C2INTF) register
 - If the bit being tested is found to be set, take the appropriate action depending on the application requirements

<p>Note: If the ERRIF bit was found set, the cause(s) of the error can be determined by inspecting the specific error flags in the upper byte of C1INTF (or C2INTF)</p>
--

- If the bit is found to be clear, generally no action is needed
- In either case, clear the corresponding flag before inspecting the next one
- Clear any C1INTF (or C2INTF) event flags for which the corresponding event interrupts have been disabled (i.e., events that are not required to be processed by the particular application)
- Clear the global CAN interrupt flag (C1IF or C2IF)
- Return from the ISR function

Example 1 shows the general structure of a CAN ISR based on the approach outlined above.

Alternatively, the ISR can directly inspect the ICODE<2:0> bits (C1CTRL<3:1> or C2CTRL<3:1>). In this case, only one interrupt event would be processed during each execution of the ISR. This alternative interrupt handling sequence is shown in Example 2.

It should be noted that the generation of the C1IF (or C2IF) interrupt request is “event-triggered”. This implies that the C1IF bit will be set only at the time any of the C1INTF bits have been set. In the context of a CAN interrupt handler routine, this means it is possible that (depending on the rate and timing at which interrupt events occur) certain interrupt events might not be processed if either of the above methods is used. Specifically, consider the following sequence of events:

- The last check of the C1INTF register has already been performed by the ISR software
- A new interrupt event occurs (e.g., the reception of a new message), resulting in a bit being set in the C1INTF register
- The ISR software, unaware that a new interrupt event has just occurred, clears the C1IF bit

On returning from the ISR, the C1IF bit remains clear (because it was cleared *after* the last interrupt event), even though one of the C1INTF bits is set (i.e., C1INTF has a non-zero value). As the C1IF interrupt is event-triggered, no new CAN interrupt request is generated, essentially resulting in an interrupt event being “lost” due to the relative timing of interrupt events and interrupt handler operations.

The scenario described above can be avoided by simply inspecting the values of the C1INTF and C1INTE registers (similarly, C2INTF and C2INTE) before clearing the C1IF (or C2IF) flag. If any of the enabled individual interrupt event flags is found to be cleared, then the C1IF bit is not cleared; thus, C1IF is cleared only if (C1INTF & C1INTE) is zero. An example of this modified approach is shown in Example 3.

Alternatively, the user application could wait in a loop within the ISR until all enabled interrupt events are found to be clear, but this is a relatively inefficient method.

EXAMPLE 1: CAN ISR EXAMPLE 1

```

void __attribute__((interrupt, no_auto_psv)) _C1Interrupt(void){
    if (C1INTFbits.TX0IF) C1INTFbits.TX0IF = 0;
    if (C1INTFbits.TX1IF) C1INTFbits.TX1IF = 0;
    if (C1INTFbits.TX2IF) C1INTFbits.TX2IF = 0;
    if (C1INTFbits.RX0IF) { C1INTFbits.RX0IF = 0; // Add code to read buffer 0
                          C1RX0CONbits.RXFUL = 0; }
    if (C1INTFbits.RX1IF) { C1INTFbits.RX1IF = 0; // Add code to read buffer 1
                          C1RX1CONbits.RXFUL = 0; }
    if (C1INTFbits.WAKIF) C1INTFbits.WAKIF = 0; // Add wake-up handler code
    if (C1INTFbits.ERRIF) C1INTFbits.ERRIF = 0; // Add error handler code
    if (C1INTFbits.IVRIF) C1INTFbits.IVRIF = 0;
    IFS2bits.C1IF = 0; // Clear CAN1 interrupt flag before returning
}

```

EXAMPLE 2: CAN ISR EXAMPLE 2

```

void __attribute__((interrupt, no_auto_psv)) _C1Interrupt(void){
    switch (C1CTRLbits.ICODE) {
        case 7: C1INTFbits.WAKIF = 0; break;
        case 6: C1INTFbits.RX0IF = 0; // Add code to read buffer 0
               C1RX0CONbits.RXFUL = 0;
               break;
        case 5: C1INTFbits.RX1IF = 0; // Add code to read buffer 1
               C1RX1CONbits.RXFUL = 0;
               break;
        case 4: C1INTFbits.TX0IF = 0; break;
        case 3: C1INTFbits.TX1IF = 0; break;
        case 2: C1INTFbits.TX2IF = 0; break;
        case 1: C1INTFbits.ERRIF = 0; // Add error handler code
               break; }
    IFS2bits.C1IF = 0; // Clear CAN1 interrupt flag before returning
}

```

EXAMPLE 3: MODIFIED CAN ISR

```

void __attribute__((interrupt, no_auto_psv)) _C1Interrupt(void){
    if (C1INTFbits.TX0IF) C1INTFbits.TX0IF = 0;
    if (C1INTFbits.TX1IF) C1INTFbits.TX1IF = 0;
    if (C1INTFbits.TX2IF) C1INTFbits.TX2IF = 0;
    if (C1INTFbits.RX0IF) { C1INTFbits.RX0IF = 0; // Add code to read buffer 0
                          C1RX0CONbits.RXFUL = 0; }
    if (C1INTFbits.RX1IF) { C1INTFbits.RX1IF = 0; // Add code to read buffer 1
                          C1RX1CONbits.RXFUL = 0; }
    if (C1INTFbits.WAKIF) C1INTFbits.WAKIF = 0; // Add wake-up handler code
    if (C1INTFbits.ERRIF) C1INTFbits.ERRIF = 0; // Add error handler code
    if (C1INTFbits.IVRIF) C1INTFbits.IVRIF = 0;
    if ( (C1INTF & C1INTE) == 0 ) IFS2bits.C1IF = 0;
}

```

CONCLUSION

The CAN interrupt architecture in dsPIC30F Digital Signal Controller (DSC) devices provides a versatile mechanism for efficiently responding to various transmission, reception, and error events. This technical brief has outlined two typical interrupt handler structures. A simple and reliable technique of eliminating the possibility of lost interrupt events has also been described.

APPENDIX A: SOURCE CODE

Software License Agreement

The software supplied herewith by Microchip Technology Incorporated (the "Company") is intended and supplied to you, the Company's customer, for use solely and exclusively with products manufactured by the Company.

The software is owned by the Company and/or its supplier, and is protected under applicable copyright laws. All rights are reserved. Any use in violation of the foregoing restrictions may subject the user to criminal sanctions under applicable laws, as well as to civil liability for the breach of the terms and conditions of this license.

THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==**

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://support.microchip.com>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4080

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820