



Converting from Motorola® HC08 to Microchip Assembler: A Quick Reference

*Author: Rodger Richey
Microchip Technology Inc.*

When migrating assembly language programs from one family of microcontrollers to another, the first question is almost always: "What's the equivalent opcode?" Some operations, like addition and subtraction, are self-evident and practically universal. Other instructions may have some subtle changes in syntax or spelling that make direct conversions a bit trickier. Occasionally, some instructions simply don't have a direct equivalent in the target set, or an equivalent exists but is explained in different terms.

To help simplify the conversion process, Microchip has compiled a table of the instruction set of the Motorola HC08 8-bit microcontroller family, and their equivalents in the PICmicro® instruction sets (Table 1). It is organized alphabetically by the Motorola instruction mnemonic in the first column, followed by the common description of the operation and the closest equivalent opcode or opcode sequence in the Microchip PIC16 and PIC18 instruction sets. In addition, the size of the instructions (in words or bytes, as appropriate) and the number of clock cycles required for execution are listed for each entry.

There are some instructions in the Microchip architecture that do not have exact equivalents in the HC08 architecture. For the convenience of users more familiar with Motorola instructions, these are listed separately in Table 2. They are organized alphabetically by the PIC18 mnemonic in the first column, followed by the PIC16 equivalent, the closest Motorola HC08 equivalent or equivalent sequence, and the common description. Again, information on the instruction size and execution time is provided.

It is important to remember that this reference list is only a starting point for code conversion. There are several considerations to keep in mind when moving code from 8-bit Motorola devices to Microchip devices:

1. The basic processor architecture is significantly different. The Motorola HC08 processor core is a von Neumann machine which places data and program memory in the same flat memory space and accesses all information through a single bus. In contrast, all Microchip processor cores are Harvard machines which use separate data and program memory spaces and two separate busses.

2. Both Motorola and Microchip use a data memory that is 8 bits wide. With their core architecture, Motorola HC08 devices are also limited to 8-bit wide program memories as well. Microchip PICmicro devices, on the other hand, have program memories that are either 14 bits or 16 bits wide (PIC16 and PIC18 families, respectively).
3. The smaller program memory width in Motorola devices results in greater variance in the size of instructions, from one to four bytes (depending on the operand requirements of the instruction). In contrast, Microchip instructions are mostly single word (two bytes) with a small amount of two-word instructions. In general, the first byte of the opcode represents the instruction, while the second byte represents the data or address payload.
4. The Motorola HC08 instruction set incorporates 12 distinct Addressing modes for its memory space, including 5 Indexed modes and 3 Relative modes. The Indexed modes offer several combinations of 8-bit and 16-bit offsets plus post-operation incrementing. Additionally, many instructions are able to use several different Addressing modes.

The Microchip core instruction set uses three basic Addressing modes (Immediate, Direct and Indirect). Each instruction is associated with one, and only one, Addressing mode. Only core arithmetic and logic operations have immediate and indirect addressing variants; each version is a distinct instruction with its own distinct mnemonic. The address information is always embedded as part of the instruction word itself. For instructions that use indirect addressing, PIC18 devices have implemented File Select Registers (FSRs). These enable a form of indirect addressing that is functionally similar to indexed addressing. The FSRs also provide the options for pre-increment, post-increment, post-decrement, and the use of 8-bit offsets.

All of these differences can significantly change the way that both data and logical program structures are implemented. This is particularly true when indexed and indirect addressing methods are used to direct code execution. Users are encouraged to review existing Microchip application notes for the appropriate family to get an idea of how different applications are implemented.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS

Motorola HC08			Operation			Microchip			
Instruction	Bytes	Cycles	PIC16			PIC18			
			Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles	
ADC	1-4	2-5	Add with Carry	BTFSC STATUS, C INCWF M, F ADDWF M, F	3	3	ADDWFC M, F	2	1
ADD	1-4	2-5	Add without Carry ⁽¹⁾	ADDWF M, F	1	1	ADDWF M, F	2	1
	2	2	ADD Literal with WREG ⁽²⁾	ADDLW	1	1	ADDLW	2	1
AIS	2	2	Add Immediate Value to Stack Pointer	No equivalent instruction					
AIX	2	2	Add Immediate Value to Stack Pointer	No equivalent instruction					
AND	1-4	2-5	Logical AND ⁽¹⁾	ANDWF M, F ANDLW	1	1	ANDWF M, F ANDLW	2	1
	2	2	Logical AND Literal with WREG ⁽²⁾	BCF STATUS, C RLF M, F	1	1	BCF STATUS, C RLCF M, F	2	1
ASL	1-3	1-6	Arithmetic Shift Left	BCF STATUS, C BTFSC M, 7 BSF STATUS, C RRF M, F	2	2	BCF STATUS, C BTFSC M, 7 BSF STATUS, C RRCF M, F	4	2
ASR	1-3	1-6	Arithmetic Shift Right	BCF STATUS, C BTFSC M, 7 BSF STATUS, C RRF M, F	4	4	BCF STATUS, C BTFSC M, 7 BSF STATUS, C RRCF M, F	8	4
BCC	2	3	Branch if Carry Bit Clear	BTFSS STATUS, C GOTO addr	2	3	BNC rel	2	1
BCLR n	2	5	Clear Bit n in Memory	BCF M, n	1	1	BCF M, n	2	1
BCS	2	3	Branch if Carry Bit Set	BTFSC STATUS, C GOTO addr	2	3	BC rel	2	2
BEQ	2	3	Branch if Equal	BTFSC STATUS, Z GOTO addr	2	3	BZ rel	2	2
BGE	2	3	Branch if Greater Than or Equal To	No Equivalent PIC16 instruction			CPFSLT BRA rel	4	2-3

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

- 2:** Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.
- 3:** Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).

- 4:** Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08			Operation			PIC16			Microchip		
Instruction	Bytes	Cycles				Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
BGT	2	3	Branch if Greater Than			No Equivalent PIC16 instruction			BTFS S STATUS ,N BNOV rel BTFS S STATUS ,OV BNN rel	8	6-8
BHCC	2	3	Branch if Half Carry Bit Clear			BTFS S STATUS ,DC GOTO addr	2	3	BTFS S STATUS ,DC BRA rel	4	3
BHCS	2	3	Branch if Half Carry Bit Set			BTFS C STATUS ,DC GOTO addr	2	3	BTFS C STATUS ,DC BRA rel	4	3
BHI	2	3	Branch if Higher			BTFS C STATUS ,C GOTO addr	4	3-5	BC rel BZ rel	4	2 or 4
BHS	2	3	Branch if Higher or Same			BTFS S STATUS ,Z GOTO addr					
BHI	2	3	Branch if IRQ Pin High			BTFS C PORTTx,<pin> GOTO addr	2	3	BTFS C PORTTx,<pin> BRA rel	4	3
BIT	2	3	Branch if IRQ Pin Low			BTFS S PORTTx,<pin> GOTO addr	2	3	BTFS S PORTTx,<pin> BRA rel	4	3
BIT	1-4	2-5	Bit Test			MOV LW <mask> ANDWF M,W	2	2	MOVLW <mask> ANDWF M,W	4	2
BLE	2	3	Branch if Less Than or Equal To			No equivalent PIC16 instruction			CPFS GT F BRA rel F	4	2-3
BLQ	2	3	Branch if Lower			BTFS C STATUS ,C GOTO addr	2	3	BNC rel	2	2

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).
4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08				Microchip					
Instruction	Bytes	Cycles	Operation	PIC16		PIC18			
				Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
BLS	2	3	Branch if Lower or Same	BTFSC STATUS, C GOTO addr _R	4	3-5	BC rel BZ rel	4	2 or 4
BLT	2	3	Branch if Less Than	BTFSC STATUS, Z GOTO addr _R					
No equivalent PIC16 instruction				BTFSS STATUS, N BOV rel			BTFSS STATUS, OV BTFSR STATUS, OV	8	6-8
				BTFSS STATUS, BN BN rel					
BMC	2	3	Branch if Interrupt Mask Clear	BTFSS INTCON, GIE GOTO addr _R	2	3	BTFSS INTCON, GIE BRA rel	4	3
BMI	2	3	Branch if Minus	BTFSC M, 7 GOTO addr _R	2	3	BN rel	2	2
BMS	2	3	Branch if Interrupt Mask Set	BTFSC INTCON, GIE GOTO addr _R	2	3	BTFSC INTCON, GIE BRA rel	4	3
BNE	2	3	Branch if Not Equal	BTFSS STATUS, Z GOTO addr _R	2	3	BNZ rel	2	2
BPL	2	3	Branch if Plus	BTFSS M, 7 GOTO addr _R	2	3	BNN rel	2	2
BRA	2	3	Branch Always	GOTO addr _R	1	2	BRA rel	2	2
BRCLR n	3	5	Branch if Bit n in Memory Clear	BTFSS M, n GOTO addr _R	2	3	BTFSS M, n BRA rel	4	3
BRN	2	3	Branch Never	GOTO \$	1	2	BRA \$	2	2
BRSET n	3	5	Branch if Bit n in Memory Set	BTFSC M, n GOTO addr _R	2	3	BTFSC M, n BRA rel	4	3

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).
4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08			Operation			PIC16			Microchip		
Instruction	Bytes	Cycles				Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
BSET n	2	5	Set Bit n in Memory			BSF M, n	1	1	BSF M, n	2	1
BSR	2	5	Branch to Subroutine			CALL addr	1	2	RCALL rel	2	2
CBEQ	2-4	4-6	Compare and Branch if Equal			SUBWF M, W BTFS C STATUS, Z GOTO addr	3	4	CMPSEQ	2	2
CLC	1	1	Clear Carry Bit			BCF STATUS, C	1	1	BCF STATUS, C	2	1
CLI	1	1	Clear Interrupt Mask Bit			BCF INTCON, GIE	1	1	BCF INTCON, GIE	2	1
CLR	1-3	1-6	Clear			CLRF M	1	1	CLRF M	2	1
CMP	1-4	2-5	Compare Accumulator with Memory			SUBWF M, W	1	1	SUBWF M, W	2	1
COM	1-3	1-6	Complement (One's Complement)			COMF M, F	1	1	COMF M, F	2	1
CPHX	2-3	3-6	Compare Index Register with Memory			No equivalent instruction					
CPX	1-4	2-5	Compare X (Index Register) with Memory			MOVF M, W SUBWF FSR, W	2	2	MOVF M, W SUBWF FSROL, W	4	2
DAA	1	1	Decimal Adjust Accumulator			ADDIW 0x06 BTFS S STATUS, DC GOTO \$+3 ADDIW 0x10 GOTO \$+2 ADDIW 0xFA ADDIW 0x60 BTFS S STATUS, DC ADDIW 0xA0	9	10	DAW M, F	2	1

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).
4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08			Operation			PIC16			Microchip		
Instruction	Bytes	Cycles	Instruction(s)	Words	Cycles	Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
DBNZ	2-4	4-8	Decrement and Branch if Not Zero	DEC F M, F BTFS S STATUS, Z GOTO addr _r	3	4	DECFSNZ M, F BRA rel			4	3
DEC	1-3	1-6	Decrement	DEC F M, F	1	1	DEC F M, F			2	1
DIV	1	6	Divide	(Divide Routine) ⁽³⁾			41	269	(Divide Routine) ⁽⁴⁾		
IOR	1-4	2-5	Exclusive-OR Memory with Accumulator ⁽¹⁾	XORWF M, F	1	1	XORWF M, F			2	55
	2	2	Exclusive-OR Literal with WREG ⁽²⁾	XORLW	1	1	XORLW			2	1
INC	1-3	1-6	Increment	INC F M, F	1	1	INCF M, F			2	1
JMP	1-3	3-4	Jump	GOTO addr	1	2	BRA addr			2	2
JSR	1-3	5-6	Jump to Subroutine	CALL rel	1	2	RCALL rel			2	2
LDA	1-4	2-5	Load Accumulator from Memory	MOV F M, W	1	1	MOVF M, W			2	1
	2	2	Move Literal to WREG ⁽²⁾	MOV LW	1	1	MOV LW			2	1
LDHX	2-4	3-6	Load Index Register from Memory	No equivalent PIC16 instruction			LFSR			4	2
LDX	1-4	2-5	Load X (Index Register Low) from Memory	MOV F M, W MOVWF FSR	2	2	MOVFF FSROL, M			4	2
LSL	1-3	1-6	Logical Shift Left	BCF STATUS, C RLF M, F	2	2	BCF STATUS, C RLF M, F			4	2
LSR	1-3	1-6	Logical Shift Right	BCF STATUS, C RRF M, F	2	2	BCF STATUS, C RRF M, F			4	2
MOV	2-3	4-5	Move	MOV F M, W MOVWF N	2	2	MOVFF N, M			4	2
MUL	1	5	Unsigned Multiply	(Multiply Routine) ⁽³⁾			21	74	MULWF M, F		

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, r = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).

4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08			Operation			PIC16			Microchip		
Instruction	Bytes	Cycles				Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
NEG	1-3	1-6	Negate (Two's Complement)	COMF M, F INCFF M, F			2	2	NEGF M, F	2	1
NOP	1	1	No Operation	NOP			1	1	NOP	2	1
NSA	1	1	Nibble Swap Accumulator	SWAPF M, F			1	1	SWAPPF M, F	2	1
ORA	1-4	2-5	Inclusive-OR Accumulator and Memory ⁽¹⁾	IORWF M, F IORLW			1	1	IORMWF M, F	2	1
	2	2	Inclusive-OR Literal with WREG ⁽²⁾	IORLW			1	1	IORLW	2	1
PSHA	1	2	Push Accumulator onto Stack	No equivalent PIC16 instruction	PUSH			PUSH		2	1
PSHH	1	2	Push H (Index Register High) onto Stack	No equivalent PIC16 instruction	PUSH			PUSH		2	1
PSHX	1	2	Push X (Index Register Low) onto Stack	No equivalent PIC16 instruction	PUSH			PUSH		2	1
PULLA	1	3	Pull Accumulator from Stack	No equivalent PIC16 instruction	POP			POP		2	1
PULLH	1	3	Pull H (Index Register High) from Stack	No equivalent PIC16 instruction	POP			POP		2	1
PULLX	1	3	Pull X (Index Register Low) from Stack	No equivalent PIC16 instruction	POP			POP		2	1
ROL	1-3	1-6	Rotate Left through Carry	RLF M, F			1	1	RLCF M, F	2	1
ROR	1-3	1-6	Rotate Right through Carry	RRF M, F			1	1	RCRF M, F	2	1
RSP	1	1	Reset Stack Pointer	No equivalent instruction							
RRI	1	9	Return from Interrupt	RETFIE			1	2	RETFIE	2	2
RTS	1	6	Return from Subroutine	RETURN			1	2	RETURN	2	2
SBC	1-4	2-5	Subtract with Carry	BTFSS STATUS, C INCFF M, F SUBWF M, F			3	3	SUBFWB M, F	2	1
SEC	1	1	Set Carry Bit	BSF STATUS, C			1	1	BSF STATUS, C	2	1
SEI	1	1	Set Interrupt Mask Bit	BSF INTCON, GIE			1	1	BSF INTCON, GIE	2	1
STA	1-4	2-5	Store Accumulator in Memory	MOVWF M			1	1	MOVWF M	2	1

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset.

WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).

4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 1: MOTOROLA HC08 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

Motorola HC08			Operation			PIC16			Microchip		
Instruction	Bytes	Cycles				Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
STHX	2-3	4-5	Store Index Register	MOVF FSR, W MOVWF M		2	2	MOVFF M, FSROL MOVFF M+1, FSROH	8	4	
STOP	1	2	Enable IRQ Pin, Stop Processing	SLEEP		1	1	SLEEP	2	1	
STX	1-4	2-5	Store X (Index Register Low) In Memory	MOVF FSR, W MOVWF M		2	1	MOVFF M, FSRO	4	2	
SUB	1-4	2-5	Subtract(1)	SUBWF M, F		1	1	SUBWF M, F	2	1	
	2	2	Subtract Literal from WREG ⁽²⁾	SUBLW		1	1	SUBLW	2	1	
SWI	1	11	Software Interrupt	CALL 0x0004		1	2	CALL 0x0008	2	2	
TAP	1	1	Transfer Accumulator to CCR	MOVWF STATUS		1	1	MOVWF STATUS	2	1	
TAX	1	1	Transfer Accumulator to X (Index Register Low)	MOVWF FSR		1	1	MOVWF FSROL	2	1	
TPA	1	1	Transfer CCR to Accumulator	MOVF STATUS, W		1	1	MOVF STATUS, W	2	1	
TST	1-3	1-5	Test for Negative or Zero	MOVLW O SUBWF M, W		2	2	CLRF WREG SUBWF M, W	4	2	
TSX	1	2	Transfer Stack Pointer to Index Register	No equivalent instruction							
TXA	1	1	Transfer X (Index Register Low) to Accumulator	MOVF FSR, W		1	1	MOVF FSROL, W	2	1	
TXS	1	2	Transfer Index Register to Stack Pointer	No equivalent instruction							
WAIT	1	2	Enable Interrupts, Stop Processor	SLEEP		1	1	SLEEP	2	1	

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Extended or Indexed Addressing modes in Motorola architecture.

2: Immediate addressing version of instruction; equivalent to Immediate Addressing mode in Motorola architecture.

3: Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).

4: Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.

TABLE 2: MICROCHIP PIC18 INSTRUCTIONS WITHOUT EXACT EQUIVALENTS IN THE MOTOROLA HC08 FAMILY

Microchip				Motorola HC08 Equivalent					
Instruction	Bytes	Cycles	Instruction(s)	Instruction(s)	Bytes	Cycles	Operation		
BTG	2	1	MOVlw # XORWF M, F	2	2	LDA M EOR # STA M	6	8	Bit Toggle File
CLRWDT	2	1	CLRWDT	1	1	No equivalent instruction			
DECFSZ	2	2	DECFSZ	1	2	DEC M BNE	4	8	Clear Watchdog Timer
									Decrement File, Skip if Zero
INCFSNZ	2	2	INCFSNZ	2	3	INC M BEQ	4	8	Increment File, Skip if Not Zero
									Increment File, Skip if Zero
INCFSZ	2	2	INCFSZ	1	2	INC M BNE	4	8	Increment File, Skip if Zero
									Increment File, Skip if Zero
MOVLB	2	1	No equivalent instruction	No equivalent instruction					Move Literal to BSR
MULLW	2	1	(Multiply Routine) ⁽¹⁾	21	74	LDX MUL	3	7	Multiply Literal with WREG
RETLW	2	2	RETLW	1	2	LDA # RTS	3	8	Return with Literal in WREG
RJNCF	2	1	RJF M, W RLF M, F	2	2	LSL M BCC re1 BSET O, M	6	13	Rotate Left File, No Carry
RRNCF	2	1	RRF M, W RRF M, F	2	2	LSR M BCC re1 BSET 7, M	6	13	Rotate Right File, No Carry
SETF	2	1	MOVlw 0xFF MOVWF M	2	2	LDA #FF STA M	4	5	Set File to all '1's
SUBWFB	2	1	BTFSS STATUS, C INCFSZ M, F SUBWF M, F	3	3	STA N LDA M SBC	6	9	Subtract File from WREG with Borrow
TBLRD	2	2	No equivalent instruction	Similar to indexed MOV instruction					Table Read
TBLWT	2	2	No equivalent instruction	Similar to indexed MOV instruction					Table Write

Legend: For Microchip mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 20-bit address, re1 = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in Motorola architecture).

Note 1: Reference routine is the 8-bit fixed-point Multiply specified in the Microchip application note AN617, "Fixed Point Routines" (DS00617).

TB071

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Accuron, Application Maestro, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



MICROCHIP

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Marketing Support Division
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metropiazza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380 Fax: 86-755-8295-1393

China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

India

Microchip Technology Inc.
India Liaison Office
Marketing Support Division
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessy Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc.,
Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH
Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Eteage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611 Fax: 39-0331-466781

United Kingdom

Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/30/03