

# Section 54. Comparator with Blanking

## HIGHLIGHTS

This section of the manual contains the following major topics:

54.1	Introduction	54-2
54.2	Comparator Registers	54-4
54.3	Comparator Operation	54-14
54.4	Comparator Configuration	54-15
54.5	Comparator Interrupts	54-19
54.6	Comparator Voltage Reference Generator	54-21
54.7	Register Map	54-24
54.8	Design Tips	54-25
54.9	Related Application Notes	54-26
54.10	) Revision History	54-27

# 54

**Note:** This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the "**Comparator**" chapter in the current device data sheet to check whether this document supports the device you are using.


Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

#### 54.1 INTRODUCTION

The dsPIC33F/PIC24H Comparator with Blanking module provides multiple comparators that can be configured in different ways. The individual comparator options are specified by the Comparator with Blanking module's Special Function Register (SFR) control bits. The SFRs control bits associated with Comparator with Blanking module allow users to:


- · Select the edge for trigger and interrupt generation
- Select low-power control
- Configure the comparator voltage reference and band gap
- Configure output blanking and masking

The comparator operating mode is determined by the input selections (that is, whether the input voltage is compared to a second input voltage, to an internal voltage band gap reference, or to an internal reference voltage). The internal reference voltage is generated by a resistor ladder network that is configured by the Comparator Voltage Reference Control register (CVRCON) (see Register 54-6).









#### 54.2 COMPARATOR REGISTERS

The Comparator with Blanking module uses the following six registers:

CMSTAT: Comparator Status Register

This register enables control over the operation of all comparators when the device enters ldle mode. In addition, it provides the status of all comparator results, as well as all of the comparator outputs and event bits, which are replicated as read-only bits in the CMSTAT register.

• **CMxCON: Comparator Control Register** (where x = 1, 2, or 3)

This register allows the application program to enable, configure and interact with the individual comparators.

CMxMSKSRC: Comparator Mask Source Select Control Register

This register allows the application program to select sources for the inputs for the blanking function.

- CMxMSKCON: Comparator Mask Gating Control Register
- This register allows the application program to specify the blank function logic.
- CMxFLTR: Comparator Filter Control Register

This register enables comparator filter configuration.

CVRCON: Comparator Voltage Reference Control Register

This register allows the application program to enable, configure and interact with the comparator internal voltage reference generator (for more information, see **54.6** "Comparator Voltage **Reference Generator**").

Register 54-1:	CMSTAT: C	comparator St	atus Registe	r								
R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0					
CMSIDL			_		C3EVT	C2EVT	C1EVT					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0					
	_		_		C3OUT	C2OUT	C1OUT					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	e bit	U = Unimple	mented bit, read	d as '0'						
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unki	nown					
bit 15	CMSIDI : Sto	p in Idle Mode	bit									
	1 = Discontin	-	of all comparat		ce enters Idle m	ode						
bit 14-11		ted: Read as										
bit 10	-											
	C3EVT: Comparator 3 Event Status bit 1 = Comparator event occurred											
	0 = Comparator event did not occur											
bit 9	<b>C2EVT:</b> Comparator 2 Event Status bit											
	1 = Compara	tor event occu	rred									
	0 = Compara	tor event did n	ot occur									
bit 8	C1EVT: Comparator 1 Event Status bit											
	1 = Comparator event occurred											
	0 = Comparator event did not occur											
bit 7-3	Unimplemer	ted: Read as	'0'									
bit 2	C3OUT: Corr	nparator 3 Out	out Status bit									
	When CPOL	= 0:										
	1 = VIN+ > VI	N-										
	0 = VIN + < VIN -											
	When CPOL = 1:											
	1 = VIN+ < VIN-											
	0 = VIN+ > VI	N-										
bit 1	C2OUT: Com	parator 2 Out	out Status bit									
	When CPOL											
	1 = VIN+ > VIN-											
	0 = VIN + < VIN											
	When CPOL = 1:											
	1 = VIN + < VIN-											
	0 = VIN + > VIN -											
bit 0	C1OUT: Corr	nparator 1 Out	out Status bit									
	When CPOL											
	1 = VIN + > VI											
	0 = VIN + < VI	N-										
	When CPOL	= 1:										
	1 = VIN+ < VI											
	0 = VIN + > VI	N-										

#### Register 54-1: CMSTAT: Comparator Status Register

# dsPIC33F/PIC24H Family Reference Manual

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0						
CON	COE	CPOL	_	—		CEVT	COUT						
bit 15							bi						
DANA	<b>D</b> 444 0		<b>D</b> 444 0			D AM O	D M A						
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0						
	)L<1:0>		CREF	—		CCH							
bit 7							bi						
Legend:													
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown						
bit 15	CON: Comp	arator Enable b	it										
	1 = Compara	ator is enabled											
	0 = Compara	ator is disabled											
bit 14	COE: Comp	arator Output E	nable bit										
		ator output is pre ator output is int		xOUT pin									
bit 13	CPOL: Com	parator Output	Polarity Select	bit									
	1 = Compara	ator output is inv ator output is no	verted										
bit 12-10													
	-	Unimplemented: Read as '0' CEVT: Comparator Event bit											
bit 9	•	1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and											
	interrupts until the bit is cleared												
	0 = Comparator event did not occur												
bit 8	COUT: Comparator Output bit												
		= 0 (non-invert	ed polarity):										
	1 = VIN + > V												
	0 = VIN + < V		alarity										
	1 = VIN + < V	<u>_ = 1 (inverted p</u> /IN-	olanty).										
	0 = VIN + > V	'IN-											
bit 7-6	EVPOL<1:0	>: Trigger/Even	t/Interrupt Pola	rity Select bits	i								
	<ul> <li>11 = Trigger/Event/Interrupt generated on any change of the comparator output (while CEVT = 0)</li> <li>10 = Trigger/Event/Interrupt generated only on high to low transition of the polarity-selected comparator output (while CEVT = 0)</li> </ul>												
	<u>If CPOL = 1 (inverted polarity):</u> Low-to-high transition of the comparator output												
		L = 0 (non-inve	•										
		b-low transition		tor output									
	-	/Event/Interrupt	-	-	h transition of	the polarity-sele	octod						
		rator output (wh		y off low to flig									
		L = 1 (inverted											
	High-to	o-low transition	of the compara	tor output									
	If CPO	L = 0 (non-inve	rted polarity):										
	Low-to	-high transition	of the compara	ator output									
		-high transition /Event/Interrupt	-	-									

#### Register 54-2: CMxCON: Comparator Control Register (Continued)

- bit 4 CREF: Comparator Reference Select bit (VIN+ input)
  - 1 = VIN+ input connects to internal CVREFIN voltage
     0 = VIN+ input connects to CXINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
  - 11 = VIN- input of comparator connects to INTREF
  - 10 = VIN- input of comparator connects to CxIND pin
  - $\texttt{Ol} = \mathsf{VIN}\text{-}$  input of comparator connects to CxINC pin
  - 00 = VIN- input of comparator connects to CxINB pin

54

Register 54-				urce Select Cor	_		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	—		SELSR	CC<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SELSRO	CB<3:0>			SELSR	CA<3:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as	ʻ0 <b>'</b>				
bit 11-8	SELSRCC<3	:0>: Mask C Ir	nput Select bi	its			
	1111 = Rese	erved					
	1110 = Rese						
	1101 = Rese						
	1100 = Rese 1011 = Rese						
	1011 = Rese 1010 = Rese						
	1001 = Rese						
	1000 = Rese						
	0111 = Rese	erved					
	0110 = Rese	erved					
	0101 = PWN						
	0100 = PWN						
	0011 = PWN 0010 = PWN						
	0010 = PWW						
	0000 = PWN						
bit 7-4		3:0>: Mask B Ir	nput Select bi	ts			
	1111 = Rese						
	1110 = Rese						
	1101 = Rese	erved					
	1100 = Rese						
	1011 <b>= Rese</b>						
	1010 = Rese						
	1001 = Rese 1000 = Rese						
	0111 = Rese						
	0110 = Rese						
	0101 = PWN						
	0100 = PWN						
	0011 = PWN	11H2					
	0010 = PWN						
	0001 = PWN						
	0000 = PWN	11L1					

#### Register 54-3: CMxMSKSRC: Comparator Mask Source Select Control Register

#### Register 54-3: CMxMSKSRC: Comparator Mask Source Select Control Register (Continued)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
  - 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM1H3 0100 = PWM1L3 0011 = PWM1H20010 = PWM1L20001 = PWM1H1 0000 = PWM1L1

# 54

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN						
bit 15				-		-	bit 8						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN						
bit 7							bit 0						
Legend:													
R = Readable	hit	W = Writable	bit	U = Unimple	mented bit, read	as '0'							
-n = Value at F		(1) = Bit is se		0' = Bit is cle		x = Bit is unk	nown						
	011												
bit 15	HLMS: Hiah	or Low Level	Aasking Select	bits									
	•		•		erted ('0') compa	rator signal froi	m propagati						
	0 = The mask	king (blanking)	function will pre	event any asse	erted ('1') compa	rator signal from	m propagati						
bit 14	-	nted: Read as											
bit 13		-	verted Enable I	oit									
	<ul> <li>1 = MCI is connected to OR gate</li> <li>0 = MCI is not connected to OR gate</li> </ul>												
bit 12	0 = MCI is not connected to OR gate OCNEN: OR Gate C Input Inverted Enable bit												
511 12	1 = Inverted MCI is connected to OR gate												
			nected to OR g	ate									
bit 11	OBEN: OR Gate B Input Inverted Enable bit												
		onnected to OF											
bit 10	<ul> <li>0 = MBI is not connected to OR gate</li> <li>OBNEN: OR Gate B Input Inverted Enable bit</li> </ul>												
		•	ted to OR gate										
			nected to OR g	ate									
bit 9	OAEN: OR Gate A Input Enable bit												
	<ul> <li>1 = MAI is connected to OR gate</li> <li>0 = MAI is not connected to OR gate</li> </ul>												
bit 8			-	hit									
DILO	OANEN: OR Gate A Input Inverted Enable bit 1 = Inverted MAI is connected to OR gate												
	0 = Inverted MAI is not connected to OR gate												
		IVIAI IS NOT CON	nected to OR g	ate									
bit 7			e Output Select										
bit 7	NAGS: Nega 1 = Inverted	ative AND Gate ANDI is conne	e Output Select cted to OR gate	e									
	NAGS: Nega 1 = Inverted 0 = Inverted	ative AND Gate ANDI is conne ANDI is not co	e Output Select cted to OR gate nnected to OR	e									
bit 7 bit 6	NAGS: Nega 1 = Inverted 0 = Inverted PAGS: Positi	ative AND Gate ANDI is conne ANDI is not co ive AND Gate	e Output Select cted to OR gate nnected to OR Output Select	e									
	NAGS: Nega 1 = Inverted 0 = Inverted PAGS: Positi 1 = ANDI is c	ative AND Gate ANDI is conne ANDI is not co	e Output Select cted to OR gate nnected to OR Output Select R gate	e									
	NAGS: Nega 1 = Inverted 2 0 = Inverted 2 PAGS: Positi 1 = ANDI is o 0 = ANDI is r ACEN: AND	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C not connected Gate A1 C Inp	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena	e gate									
bit 6	NAGS: Nega 1 = Inverted 2 0 = Inverted 2 PAGS: Positi 1 = ANDI is c 0 = ANDI is c ACEN: AND 1 = MCI is co	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C not connected	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena ID gate	e gate									
bit 6	<b>NAGS:</b> Nega 1 = Inverted 2 0 = Inverted 2 <b>PAGS:</b> Positi 1 = ANDI is c 0 = ANDI is r <b>ACEN:</b> AND 1 = MCI is cc 0 = MCI is no	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C not connected Gate A1 C Inp onnected to AN ot connected to	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena ID gate	e gate able bit									
bit 6 bit 5	NAGS: Nega 1 = Inverted 2 0 = Inverted 2 PAGS: Positi 1 = ANDI is o 0 = ANDI is o 0 = ANDI is o 0 = ANDI is o 0 = MCI is oc 0 = MCI is no ACNEN: AND 1 = Inverted	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C not connected Gate A1 C Inp onnected to AN ot connected to D Gate A1 C In MCI is connec	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena D gate AND gate put Inverted En ted to AND gate	e gate able bit nable bit e									
bit 6 bit 5 bit 4	NAGS: Nega 1 = Inverted 0 = Inverted PAGS: Positi 1 = ANDI is c 0 = ANDI is c ACEN: AND 1 = MCI is cc 0 = MCI is no ACNEN: ANI 1 = Inverted 0 = Inverted	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C ont connected Gate A1 C In onnected to AN ot connected to D Gate A1 C In MCI is connec MCI is not con	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena D gate o AND gate nput Inverted En ted to AND gate	e gate able bit nable bit e gate									
bit 6 bit 5	NAGS: Nega 1 = Inverted 0 = Inverted PAGS: Positi 1 = ANDI is of 0 = ANDI is of ACEN: AND 1 = MCI is of 0 = MCI is no ACNEN: AND 1 = Inverted 0 = Inverted ABEN: AND	ative AND Gate ANDI is conne ANDI is not co ive AND Gate connected to C ont connected Gate A1 C In onnected to AN ot connected to D Gate A1 C In MCI is connec MCI is not con	e Output Select cted to OR gate nnected to OR Output Select R gate to OR gate out Inverted Ena D gate o AND gate nput Inverted Ena ted to AND gate nected to AND gatu	e gate able bit nable bit e gate									

Register 54-4:	CMxMSKCON: Comparator Mask Gating Control Register
----------------	--

#### Register 54-4: CMxMSKCON: Comparator Mask Gating Control Register (Continued)

bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	<ul> <li>1 = Inverted MBI is connected to AND gate</li> <li>0 = Inverted MBI is not connected to AND gate</li> </ul>
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = MAI is connected to AND gate
	0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate

0 = Inverted MAI is not connected to AND gate

54

U-0	U-0	U-0	U-0	U-0	U-0	U-0	I-0				
_	_	—	_	—	_	—					
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-C				
—		CFSEL<2:0>		CFLTREN		CFDIV<2:0>					
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 6-4 bit 3	111 = Rese 110 = Rese 101 = Rese 000 = Rese 011 = Rese 010 = Timer 001 = PWM 000 = Instru	Unimplemented: Read as '0' CFSEL<2:0>: Comparator Filter Input Clock Select bits 111 = Reserved 100 = Reserved 101 = Reserved 011 = Reserved 011 = Reserved 010 = Timer2 Match <sup>(1)</sup> 001 = PWM Special Event Trigger <sup>(2)</sup> 000 = Instruction Clock (Fcy) <sup>(3)</sup> CFLTREN: Comparator Output Digital Filter Enable bit									
bit 2-0	0 = Digital filter disabled <b>CFDIV&lt;2:0&gt;:</b> Comparator Output Filter Clock Divide Select bits										
	110 = Clock 101 = Clock	Divide 1:4									

#### Register 54-5: CMxFLTR: Comparator Filter Control Register

- Note 1: For more information, refer to the specific device data sheet or Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual".
   2: For more information, refer to the specific device data sheet or Section 14. "Motor Centrel."
  - 2: For more information, refer to the specific device data sheet or **Section 14. "Motor Control PWM**" (DS70187) in the *"dsPIC33F/PIC24H Family Reference Manual"*.
  - **3:** For more information, refer to the specific device data sheet or **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F/PIC24H Family Reference Manual"*.

Register 54-6:	CVRCON: C	comparator Vo	Itage Refere	ence Control F	kegister							
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
_	—	_	—	—	VREFSEL	BGSEL	_<1:0>					
bit 15							bit					
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
CVREN	CVROE <sup>(1)</sup>	CVRR	_		CVR<	<3:0>						
bit 7							bit					
Legend:												
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
bit 15-11	Unimplement	ted: Read as 'd	)'									
bit 10	-	oltage Reference										
	1 = CVREFIN = CVREF pin											
	0 = CVREFIN is	s generated by	the resistor	network								
bit 9-8	BGSEL<1:0>: Band Gap Reference Source Select bits											
	11 = INTREF = CVREF pin											
	10 = INTREF = 1.2V (nominal)											
	01 = INTREF = AVDD $00 = INTREF = AVDD$											
h:+ 7			Deference	Enchla hit								
bit 7	CVREN: Comparator Voltage Reference Enable bit											
	<ol> <li>Comparator voltage reference circuit powered on</li> <li>Comparator voltage reference circuit powered down</li> </ol>											
bit 6	CVROE: Comparator Voltage Reference Output Enable bit <sup>(1)</sup>											
bit 0	1 = Voltage level is output on CVREF pin											
	1 =  voltage level is output on CVREF pin 0 =  Voltage level is disconnected from CVREF pin											
bit 5	<b>CVRR:</b> Comparator Voltage Reference Range Selection bit											
	1 = CVRSRC/24 step size											
	0 = CVRSRC/32 step size											
bit 4	Unimplement	ted: Read as 'd	)'									
bit 3-0	CVR<3:0> Co	mparator Volta	ge Referenc	e Value Selecti	ion bits							
	When CVRR :	-										
	$\overline{CVREFIN} = (CV$	$\overline{R < 3:0 > /24} \bullet (0)$	CVRSRC)									
	When CVRR :											
	$CV_{REFIN} - 1/4$	$\cdot (CVRSRC) + (C$	$VR > 3 \cdot 0 > /32$	• (CUlasa)								


Register 54-6: 0	CVRCON: Comparator	Voltage Reference	Control Register
------------------	--------------------	-------------------	------------------

Note 1: The CVROE bit overrides the TRIS bit setting.

#### 54.3 COMPARATOR OPERATION

The operation of a typical comparator, along with the relationship between the analog input levels and the digital output is illustrated in Figure 54-3. Depending on the comparator operating mode, the monitored analog signal is compared to either an external or internal voltage reference.

In Figure 54-3, the VIN- is a fixed voltage. The analog signal present at VIN+ is compared to the reference signal at VIN-, and the digital output of the comparator is created by the difference between the two signals. When VIN+ is less than VIN-, the output of the comparator is a digital low level. When VIN+ is greater than VIN-, the output of the comparator is a digital high level. The shaded areas of the output represent the area of uncertainty due to input offsets and response time. The polarity of the comparator output can be inverted, so that it is a digital low level when VIN+ is greater than VIN-.





Input offset represents the range of voltage levels within which the comparator trip point can occur. The output can switch at any point within this offset range. Response time is the minimum time required for the comparator to recognize a change in input levels.

Each of the comparators can be configured to use the same or different reference sources. For example, one comparator can use an external reference while the others use the internal reference. For more information on operation of comparator voltage references, see **54.6** "Comparator Voltage Reference Generator".

## 54.4 COMPARATOR CONFIGURATION

Each of the comparators in the Comparator with Blanking module is configured independently by various control bits in the following registers:

- Comparator Status register (CMSTAT) (Register 54-1)
- Comparator Control register(CMxCON) (Register 54-2)
- Comparator Mask Source Control register (CMxMSKSRC) (Register 54-3)
- Comparator Mask Gating Control register (CMxMSKCON) (Register 54-4)
- Comparator Filter Control register (CMxFLTR) (Register 54-5)
- Comparator Voltage Reference Control register (CVRCON) (Register 54-6)

#### 54.4.1 Comparator Enable/Disable

The comparator under control may be enabled or disabled using the corresponding CON bit (CMxCON<15>). When the comparator is disabled (CON = 0), the corresponding trigger and interrupt generation is also disabled.

It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the CON bit (CMxCON<15>).

#### 54.4.2 Comparator Output Blanking Function

In many power control and motor control applications, there are periods of time in which the inputs to the analog comparator are known to be invalid. The blanking (masking) function enables the user to ignore the comparator output during predefined periods of time. In this document, the terms 'masking' and 'blanking' are used interchangeably.

Figure 54-4 illustrates a block diagram of the comparator blanking circuitry. A blanking circuit is associated with each analog comparator.

Each comparator's blanking function has three user selectable inputs:

- MAI (Mask A Input)
- MBI (Mask B Input)
- MCI (Mask C Input)

The MAI, MBI and MCI signal sources are selected through the SELSRCA<3:0>, SELSRCB<3:0> and SELSRCC<3:0> bit fields in the CMxMSKSRC registers.

The MAI, MBI and the MCI signals are fed into an AND-OR function block, which enables the user to construct a blanking (masking) signal from these inputs.

The blanking (masking) function is disabled following a system Reset.

The HLMS bit (CMxMSKCON<15>) configure the masking logic to operate properly depending on the default (deasserted) state of the comparators.

If the comparator is configured for 'positive logic' so that a '0' represents a deasserted state and the comparator output is a '1' when it is asserted, the HLMS bit should bet set to '0' so that the blanking function (assuming the blanking function is active) will prevent the '1' signal of the comparator from propagating through the module.

If the comparator is configured for 'negative logic' so that a '1' represents a deasserted state and the comparator output is a '0' when it is asserted, the HLMS bit should be set to a '1' so that the blanking function (assuming blanking function is active) will prevent the '0' signal of the comparator from propagating through the module.




Figure 54-4: User Programmable Blanking Function Diagram

#### 54.4.3 Digital Output Filter

In many motor and power control applications, the analog comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is '0', a string of inputs such as '001010110111' will only yield an output state of '1' at the end of the example sequence after the three consecutive '1's. Similarly, a sequence of three consecutive '0's are required before the output will change to a zero state.

Because of the requirement of three similar consecutive states for the filter, the chosen digital filter clock period must be one-third or less than the maximum desired comparator response time.

The digital filter is enabled by setting the CFLTREN bit (CMxFLTR<3>). The CFDIV<2:0> bits (CMxFLTR<2:0>) select the clock divider ratio for the clock signal input to the digital filter block. The CFSEL<2:0> bits (CMxFLTR<6:4>) select the desired clock source for the digital filter. The digital filter is disabled (bypassed) following a system Reset.

#### 54.4.4 **Comparator Polarity Selection**

To provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit (CMxCON<13>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

The CPOL bit (CMxCON<13>) should be changed only when the comparator is disabled (CON = 0). Internal logic will prevent the generation of any corresponding triggers or interrupts when CON = 0. The logic allows both the CON and CPOL bits to be set with a single register write.

#### 54.4.5 Event Polarity Selection

In addition to a programmable comparator output polarity, this module also allows software selection for trigger/interrupt edge polarity through the EVPOL<1:0> bits (CMxCON<7:6>). This feature allows independent control of the comparator output, as seen on any external pins, and the trigger/interrupt generation.

Note: The corresponding comparator must be enabled (CON = 1) for the specific trigger/interrupt generation to be enabled.

#### 54.4.6 **Comparator Reference Input Selection**

The input to the non-inverting input of the comparator, also known as the reference input, can be selected between the following settings:

- CxINA pin (CON = 1, CREF = 0)
- Internal CVREF voltage (CON = 1, CREF = 1)

#### **Comparator Channel Selection** 54.4.7

The input to the inverting input of the comparator, also known as the channel input, can be selected between the following settings:

- CxINB pin (CON = 1, CCH<1:0> = `b00)
- CxINC pin (CON = 1, CCH<1:0> = `b01)
- CxIND pin (CON = 1, CCH<1:0> = `b10)
- Band Gap Reference (CON = 1, CCH<1:0> = `b11). The source of the band gap reference can be selected by the user-assigned application through the BGSEL<1:0> bits (CVRCON<9:8>).

#### 54.4.8 **Low-Power Selection**

Depending on the capabilities of the comparator modules, this interface provides a low-power mode selection bit, CLPWR (CMxCON<12>). Using this bit, a user can trade-off power consumption for the speed of the comparator.

When CLPWR = 0, the Standard Power mode is active. When CLPWR = 1, the low-power setting of the corresponding comparator is enabled.

Note: The comparator power setting should not be changed while CON = 1.

#### 54.4.9 **Comparator Event Status Bit**


The Comparator Event Status (CEVT) bit (CMxCON<9>) reflects whether or not the comparator has gone through the preconfigured event. After the bit is set, all future triggers and interrupts from the corresponding comparator will be blocked until the user-assigned application clears the CEVT bit. Clearing the CEVT bit begins rearming the trigger. Once the CEVT bit is cleared, it takes an extra CPU cycle for the comparator triggers to be fully rearmed.


Blanking

#### 54.4.10 Status Register

To provide an overview of all comparator results, the comparator output bits, CxOUT (CMxCON<8>) and the event bits, CxEVT (CMxCON<9>) are replicated as status bits in the CMSTAT register.

These bits are read-only and can be altered only by manipulating the corresponding CMxCON register or the comparator input signals. Figure 54-5 illustrates the comparator configurations.






## 54.5 COMPARATOR INTERRUPTS

The Comparator Interrupt Flag (CMIF) bit (IFS1<2>) is set when the synchronized output value of any of the comparator changes with respect to the last read value. The following bits can be read by the user application to detect an event:

- C1EVT Comparator 1 Event bit (CMSTAT<8>)
- **C2EVT** Comparator 2 Event bit (CMSTAT<9>)
- **C3EVT** Comparator 3 Event bit (CMSTAT<10>)

User-assigned software can read the CxEVT and CxOUT bits to determine the change that occurred. Because it is possible to write a '1' to this register, a simulated interrupt can be software initiated. Both the CMIF and CxEVT bits must be reset by clearing them in software. These bits can be cleared in the Interrupt Service Routine. For more information, refer to **Section 6. "Interrupts"** (DS70184) in the *"dsPIC33F/PIC24H Family Reference Manual"*.



#### 54.5.1 Interrupt Operation During Sleep Mode

If a comparator is enabled and the dsPIC33F/PIC24H device is placed in Sleep mode, the comparator remains active. If the Comparator interrupt is enabled in the Interrupt module, it remains functional. Under these conditions, a comparator interrupt event will wake-up the device from Sleep mode.

Each operational comparator consumes additional current. To minimize power consumption in Sleep mode, turn off the comparators before entering Sleep mode by disabling the CON bit (CMxCON<15>). If the device wakes up from Sleep mode, the contents of the CMxCON register are not affected. For more information on Sleep mode, refer to **Section 9. "Watchdog Timer (WDT) and Power-Saving Modes"** (DS70196) in the *"dsPIC33F/PIC24H Family Reference Manual"*.

#### 54.5.2 Interrupt Operation During Idle Mode

The comparator remains active in Idle mode. Comparator interrupt operation during Idle mode is controlled by the Comparator Idle Mode (CMIDL) bit (CMSTAT<15>). If CMIDL = 0, normal interrupt operation continues. If CMIDL = 1, the comparator continues to operate, but it does not generate interrupts.

For more information on Idle mode, refer to **Section 9. "Watchdog Timer (WDT) and Power-Saving Modes**" (DS70196) in the *"dsPIC33F/PIC24H Family Reference Manual"*.

#### 54.5.3 Effects of a Reset State


A device Reset forces the CMxCON register to its Reset state, causing the comparator modules to be turned off (CON = 0). However, the input pins multiplexed with analog input sources are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the ADxPCFGL or ADxPCFGH register. Therefore, device current is minimized when analog inputs are present at Reset time.

54

#### 54.5.4 Analog Input Connection Considerations

A simplified circuit for an analog input is illustrated in Figure 54-6. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have little leakage current.

Figure 54-6: Comparator Analog Input Model



### 54.6 COMPARATOR VOLTAGE REFERENCE GENERATOR

The internal comparator voltage reference is derived from a 16-tap resistor ladder network that provides a selectable voltage level, as illustrated in Figure 54-7. This resistor network generates the internal voltage reference for the analog comparators.

This voltage generator network is managed by the Comparator Voltage Reference Control (CVRCON) register (see Register 54-6) through these control bits:


- CVREN Comparator Voltage Reference Enable bit (CVRCON<7>) This control bit enables the voltage reference circuit.
- CVROE Comparator Voltage Reference Output Enable bit (CVRCON<6>) This control bit enables the reference voltage to be placed on the CVREF pin. When enabled, this bit overrides the corresponding TRIS bit setting.
- VREFSEL Voltage Reference Select bit (CVRCON<10>) This control bit specifies whether the reference source is external (VREF+), or it is obtained from the 4-bit DAC output.
- CVRSS Comparator Voltage Reference Source Selection bit (CVRCON<4>) This control bit specifies that the source (CVRSS) for the voltage reference circuit is either the device voltage supply (AVDD and AVSS) or an external reference (VREF+ and VREF-).
- CVRR Comparator Voltage Reference Range Selection bit (CVRCON<5>) This control bit selects one of the two voltage ranges covered by the 16-tap resistor ladder network:
  - 0 CVRSRC to 0.67 CVRSRC
  - 0.25 CVRSRC to 0.75 CVRSRC


The range selected also determines the voltage increments available from the resistor ladder taps (see **54.6.1** "Configuring the Comparator Voltage Reference").

• CVR<3:0> - Comparator Voltage Reference Value Selection bits (CVRCON<3:0>)

These bits designate the resistor ladder tap position.

Table 54-1 lists the voltage at each tap for both ranges with CVRSRC = 3.3V.





	<b>T</b>	Voltage F	Reference
CVR<3:0>	Тар	CVRR = 0	CVRR = 1
0000	0	0.83V	0.00V
0001	1	0.93V	0.14V
0010	2	1.03V	0.28V
0011	3	1.13V	0.41V
0100	4	1.24V	0.55V
0101	5	1.34V	0.69V
0110	6	1.44V	0.83V
0111	7	1.55V	0.96V
1000	8	1.65V	1.10V
1001	9	1.75V	1.24V
1010	10	1.86V	1.38V
1011	11	1.96V	1.51V
1100	12	2.06V	1.65V
1101	13	2.17V	1.79V
1110	14	2.27V	1.93V
1111	15	2.37V	2.06V

 Table 54-1:
 Typical Voltage Reference with CVRSRC = 3.3V

#### 54.6.1 Configuring the Comparator Voltage Reference

The voltage range selected by the CVRR bit (CVRCON<5>) determines the size of the steps selected by the CVR<3:0> bits (CVRCON<3:0>). One range (CVRR = 0) provides finer resolution by offering smaller voltage increments for each step. The equations used to calculate the comparator voltage reference are as follows:

 $\frac{\text{If } CVRR = 1:}{\text{Voltage Reference}} = ((CVR < 3:0 >)/24)*(CVRSRC)$   $\frac{\text{If } CVRR = 0:}{\text{Voltage Reference}} = (CVRSRC/4) + ((CVR < 3:0 >)/32)*(CVRSRC)$ 

#### 54.6.2 Voltage Reference Accuracy/Error

The full voltage reference range cannot be realized because the transistors on the top and bottom of the resistor ladder network, , as shown in (Figure 54-7), keep the voltage reference from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the voltage reference output changes with fluctuations in the reference source. For reference voltage accuracy, refer to "Electrical Characteristics" chapter of the specific device data sheet.

#### 54.6.3 Operation During Sleep Mode

When the device wakes up from Sleep mode through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 54.6.4 Effects of a Reset

A device Reset has the following effects:


- Disables the voltage reference by clearing the CVREN bit (CVRCON<7>)
- Disconnects the reference from the CVREF pin by clearing the CVROE bit (CVRCON<6>)
- Selects the high-voltage range by clearing the CVRR bit (CVRCON<5>)
- Clears the CVR value bits (CVRCON<3:0>)

#### 54.6.5 Connection Considerations

The voltage reference generator operates independently of the Comparator with Blanking module. The output of the reference generator is connected to the CVREF pin if the CVROE bit (CVRCON<6>) is set. Enabling the voltage reference output onto the I/O when it is configured as a digital input will increase current consumption. Configuring the port associated with CVREF as a digital output, with CVRSS enabled, will also increase current consumption.

The CVREF output pin can be used as a simple Digital-to-Analog output with limited drive capability. Due to this limited current drive capability, a buffer must be used on the voltage reference output for external connections to CVREF. Figure 54-8 illustrates a buffering technique example.





## 54

## 54.7 REGISTER MAP

#### Table 54-2: Comparator Register Map

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	CMSIDL	—	—	—	_	C3EVT	C2EVT	C1EVT	—	—	—	—	_	C3OUT	C2OUT	C10UT	0000
CMxCON	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	_	ССН	<1:0>	0000
CMxMSKSRC	_	_	_	_		SELSRO	CC<3:0>			SELSR	CB<3:0>			SELSRC	A<3:0>		0000
CMxMSKCON	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CMxFLTR	_	_	_	_	_	_	_	_	_	— CFSEL<2:0>		CFLTREN	C	CFDIV<2:0	>	0000	
CVRCON	_	_		—	_	VREFSEL	BGSE	L<1:0>	CVREN	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 54.8 DESIGN TIPS

Question 1:	Why is my voltage reference not what I expect?
Answer:	Any variation of the voltage reference source will translate directly onto the CVREF pin. Also, ensure that you have correctly calculated (specified) the voltage divider, which generates the voltage reference.
Question 2:	Why is my voltage reference not at the expected level when I connect CVREF into a low-impedance circuit?
Answer:	The voltage reference module is not intended to drive large loads. A buffer must

**swer:** The voltage reference module is not intended to drive large loads. A buffer must be used between the CVREF pin and the load of the dsPIC33F/PIC24H device (see Figure 54-8).

# 54

#### 54.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Comparator with Blanking module are:

#### Title

#### Application Note #

Make a Delta-Sigma Converter Using a Microcontroller's Analog Comparator ModuleAN700A Comparator Based Slope ADCAN863

**Note:** Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33F/PIC24H family of devices.

## 54.10 REVISION HISTORY

## **Revision A (December 2010)**

This is the initial released version of this document.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-714-9

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820