Section 50. High-Speed PWM (Part V)

HIGHLIGHTS

This section of the manual contains the following topics:

50.1 INTRODUCTION

This section describes the high-speed PWM module and its associated operational modes. The high-speed PWM module in the dsPIC33F device family supports a wide variety of PWM modes and is ideal for power conversion applications.

Some of the common applications of the high-speed PWM module include the following:

- AC-to-DC converters
- Power Factor Correction (PFC)
- Inverters
- DC-to-DC converters
- Battery chargers
- Digital lighting
- Uninterrupted Power Supply (UPS)
- AC and DC motors

50.2 FEATURES

The high-speed PWM module consists of the following major features:

- Two master time base modules
- Up to nine PWM generators
- Two PWM outputs per PWM generator
- Individual time base and duty cycle for each PWM output
- Duty cycle, dead time, phase shift and frequency resolution of 1.04 ns
- Independent Fault and current-limit inputs for eight PWM outputs
- Redundant output
- True independent output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- Dual trigger from PWM to Analog-to-Digital Converter (ADC) per PWM period
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle, and phase shift changes
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note:	Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

50.3 CONTROL REGISTERS

This section outlines the specific functions of each register that control the operation of the high-speed PWM module.

- **PTCON: PWM Primary Master Time Base Control Register**
  - Enables or disables the high-speed PWM module
  - Sets the primary Special Event Trigger for the Analog-to-Digital Converter (ADC)
  - Enables or disables immediate period updates
  - Selects the synchronizing source for the master time base
  - Specifies the synchronization settings
- **PTCON2: PWM Primary Master Clock Divider Select Register**
  - Provides the clock prescaler to the PWM primary master time base
- **PTPER: Primary Master Time Base Period Register**
  - Provides the PWM primary master time base period value
- **SEVTCMP: PWM Primary Special Event Compare Register**
  - Provides the compare value that is used to trigger the ADC module
- **STCON: PWM Secondary Master Time Base Control Register**
  - Sets the secondary Special Event Trigger for the Analog-to-Digital Converter (ADC)
  - Enables or disables immediate period updates for the secondary master time base
  - Selects synchronizing source for the secondary master time base
  - Specifies synchronization settings for the secondary master time base
- **STCON2: PWM Secondary Clock Divider Select Register**
  - Provides the clock prescaler to the PWM secondary master time base
- **STPER: Secondary Master Time Base Period Register**
  - Provides the PWM time period value for the secondary master time base
- **SSEVTCMP: PWM Secondary Special Event Compare Register**
  - Provides the compare value for the secondary master time base that is used to trigger the ADC module
- **CHOP: PWM Chop Clock Generator Register**
  - Enables and disables the chop signal used to modulate the PWM outputs
  - Specifies the period for the chop signal
- **MDC: PWM Master Duty Cycle Register**
  - Provides the PWM master duty cycle value
- **PWMCONx: PWM Control Register**
  - Enables or disables Fault interrupt, current-limit interrupt and primary trigger interrupt
  - Provides the interrupt status for Fault interrupt, current-limit interrupt and primary trigger interrupt
  - Selects the type of time base (master time base or independent time base)
  - Selects the type of duty cycle (master duty cycle or independent duty cycle)
  - Controls the Dead-Time mode
  - Enables or disables Center-Aligned mode
  - Controls external PWM Reset operation
  - Enables or disables immediate updates of the duty cycle, phase offset and independent time base period
- **PDCx: PWM Generator Duty Cycle Register**
  - Provides the duty cycle value for the PWMxH and PWMxL outputs if shared time base is selected
  - Provides the duty cycle value for the PWMxH output if independent time base is selected
- **PHASEx: PWM Primary Phase Shift Register**
  - Provides the phase shift value for the PWMxH output if master time base is selected
  - Provides the independent time base period for the PWMxH output if independent time base is selected

- **DTRx: PWM Dead-Time Register**
  - Provides the dead-time value for the PWMxH output if positive dead time is selected
  - Provides the dead-time value for the PWMxL output if negative dead time is selected
- **ALTDTRx: PWM Alternate Dead-Time Register**
  - Provides the dead-time value for the PWMxL output if positive dead time is selected
  - Provides the dead-time value for the PWMxH output if negative dead time is selected
- **SDCx: PWM Secondary Duty Cycle Register**
  - Provides the duty cycle value for the PWMxL output if independent time base is selected
- **SPHASEx: PWM Secondary Phase Shift Register**
  - Provides the phase shift for the PWMxL output if the master time base is selected
  - Provides the independent time base period value for the PWMxL output if the independent time base is selected
- **TRGCONx: PWM Trigger Control Register**
  - Enables the PWMx trigger postscaler start event
  - Specifies the number of PWM cycles to skip before generating the first trigger
  - Enables or disables the primary PWM trigger event with the secondary PWM trigger event
- **IOCONx: PWM I/O Control Register**
  - Enables or disables PWM pin control feature (PWM control or GPIO)
  - Controls the PWMxH and PWMxL output polarity
  - Controls the PWMxH and PWMxL output if any of the following modes is selected:
    - Complementary mode
    - Push-Pull mode
    - True Independent mode
- **FCLCONx: PWM Fault Current-Limit Control Register**
  - Selects the current-limit control signal source and dead-time compensation control signal source
  - Selects the current-limit polarity
  - Enables or disables the Current-Limit mode
  - Selects the Fault control signal source
  - Configures the Fault polarity
  - Enables or disables the Fault mode
- **TRIGx: PWM Primary Trigger Compare Value Register**
  - Provides the compare value to generate the primary PWM trigger
- **STRIGx: PWM Secondary Trigger Compare Value Register**
  - Provides the compare value to generate the secondary PWM trigger
- **LEBCONx: Leading-Edge Blanking Control Register**
  - Selects rising or falling edge of the PWM output for Leading-Edge Blanking
  - Enables or disables Leading-Edge Blanking for Fault and current-limit inputs
  - Specifies the state of blanking for the Fault input and current-limit signals when the selected blanking signal (PWMxH, PWMxL or other specified signal by the BLANKSEL<3:0> (AUXCONx<11:8>) bits is high or low
- **LEBDLYx: Leading-Edge Blanking Delay Register**
  - Specifies the blanking time for the selected Fault input and current-limit signals
- **AUXCONx: PWM Auxiliary Control Register**
  - Enables or disables the high-resolution PWM period and the duty cycle in order to reduce the system power consumption
  - Selects the state blanking signal for the current-limit signals and the Fault inputs
- **PWMCAPx: Primary PWM Time Base Capture Register**
  - Provides the captured independent time base value when a leading edge is detected on the current-limit input, and Leading-Edge Blanking processing on the current-limit input signal is completed

Register 50-1: PTCON: PWM Primary Master Time Base Control Register

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU(1)	SYNCPOL(1)	SYNCOEN(1)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN(1)	SYNCSRC<2:0>(1)			SEVTPS<3:0>(1)			
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PTEN:** PWM Module Enable bit
1 = PWM module is enabled
0 = PWM module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 **PTSIDL:** PWM Time Base Stop in Idle Mode bit
1 = PWM time base halts in CPU Idle mode
0 = PWM time base runs in CPU Idle mode

bit 12 **SESTAT:** Special Event Interrupt Status bit
1 = Special event interrupt is pending
0 = Special event interrupt is not pending

bit 11 **SEIEN:** Special Event Interrupt Enable bit
1 = Special event interrupt is enabled
0 = Special event interrupt is disabled

bit 10 **EIPU:** Enable Immediate Period Updates bit(1)
1 = Active Period register is updated immediately
0 = Active Period register updates occur on PWM cycle boundaries

bit 9 **SYNCPOL:** Synchronize Input and Output Polarity bit(1)
1 = SYNCIx/SYNCO polarity is inverted (active-low)
0 = SYNCIx/SYNCO is active-high

bit 8 **SYNCOEN:** Primary Time Base Sync Enable bit(1)
1 = SYNCO output is enabled
0 = SYNCO output is disabled

bit 7 **SYNCEN:** External Time Base Synchronization Enable bit(1)
1 = External synchronization of primary time base is enabled
0 = External synchronization of primary time base is disabled

bit 6-4 **SYNCSRC<2:0>:** Synchronous Source Selection bits(1)
011 = SYNCI4
010 = SYNCI3
001 = SYNCI2
000 = SYNCI1

bit 3-0 **SEVTPS<3:0>:** PWM Special Event Trigger Output Postscaler Select bits(1)
1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event
•
•
•
0001 = 1:2 Postscaler generates Special Event Trigger on every second compare match event
0000 = 1:1 Postscaler generates Special Event Trigger on every compare match event

Note 1: These bits should be changed only when PTEN = 0. Also, when using the SYNCIx feature, user application must program the Period register with a value that is slightly longer then the expected period of the external synchronization input signal.

Register 50-2: PTCON2: PWM Primary Master Clock Divider Select Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCLKDIV<2:0>(1)		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 **PCLKDIV<2:0>:** PWM Input Clock Prescaler (Divider) Select bits(1)

111 = Reserved
110 = Divide by 64, maximum PWM timing resolution
101 = Divide by 32, maximum PWM timing resolution
100 = Divide by 16, maximum PWM timing resolution
011 = Divide by 8, maximum PWM timing resolution
010 = Divide by 4, maximum PWM timing resolution
001 = Divide by 2, maximum PWM timing resolution
000 = Divide by 1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

Register 50-3: PTPER: Primary Master Time Base Period Register

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PTPER<15:8>							
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
PTPER<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

Note: The PWM time base has a minimum value of 0x0010 and a maximum value of 0xFFFB.

Register 50-4: SEVTCMP: PWM Primary Special Event Compare Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTCMP<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
SEVTCMP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-3 **SEVTCMP<15:3>:** Special Event Compare Count Value bits

bit 2-0 **Unimplemented:** Read as ‘0’

Register 50-5: STCON: PWM Secondary Master Time Base Control Register

U-0	U-0	U-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	SESTAT	SEIEN	EIPU(1)	SYNCPOL	SYNCOEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN	SYNCSRC<2:0>			SEVTPS<3:0>			
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12 **SESTAT:** Special Event Interrupt Status bit
1 = Secondary special event interrupt is pending
0 = Secondary special event interrupt is not pending

bit 11 **SEIEN:** Special Event Interrupt Enable bit
1 = Secondary special event interrupt is enabled
0 = Secondary special event interrupt is disabled

bit 10 **EIPU:** Enable Immediate Period Updates bit(1)
1 = Active Secondary Period register is updated immediately.
0 = Active Secondary Period register updates occur on PWM cycle boundaries

bit 9 **SYNCPOL:** Synchronize Input and Output Polarity bit
1 = The falling edge of SYNCIN resets the SMTMR; SYNCO2 output is active-low
0 = The rising edge of SYNCIN resets the SMTMR; SYNCO2 output is active-high

bit 8 **SYNCOEN:** Secondary Master Time Base Sync Enable bit
1 = SYNCO2 output is enabled
0 = SYNCO2 output is disabled

bit 7 **SYNCEN:** External Secondary Master Time Base Synchronization Enable bit
1 = External synchronization of secondary time base is enabled
0 = External synchronization of secondary time base is disabled

bit 6-4 **SYNCSRC<2:0>:** Secondary Time Base Sync Source Selection bits
011 = SYNCI4
010 = SYNCI3
001 = SYNCI2
000 = SYNCI1

bit 3-0 **SEVTPS<3:0>:** PWM Secondary Special Event Trigger Output Postscaler Select bits
1111 = 1:16 Postcale
•
•
•
0001 = 1:2 Postcale
0000 = 1:1 Postscale

Note 1: This bit only applies to the secondary master time base period.

Register 50-6: STCON2: PWM Secondary Clock Divider Select Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCLKDIV<2:0>(1)		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 **PCLKDIV<2:0>:** PWM Input Clock Prescaler (Divider) Select bits(1)

111 = Reserved
110 = Divide by 64, maximum PWM timing resolution
101 = Divide by 32, maximum PWM timing resolution
100 = Divide by 16, maximum PWM timing resolution
011 = Divide by 8, maximum PWM timing resolution
010 = Divide by 4, maximum PWM timing resolution
001 = Divide by 2, maximum PWM timing resolution
000 = Divide by 1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

Register 50-7: STPER: Secondary Master Time Base Period Register(1)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PTPER<15:8>							
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
PTPER<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **STPER<15:0>:** Secondary Master Time Base (PMTMR) Period Value bits

Note 1: The PWM time base has a minimum value of 0x0010 and a maximum value of 0xFFFB.

Register 50-8: SSEVTCMP: PWM Secondary Special Event Compare Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEVTCMP<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
SSEVTCMP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-3 **SSEVTCMP<15:3>:** Special Event Compare Count Value bits

bit 2-0 **Unimplemented:** Read as ‘0’

Register 50-9: CHOP: PWM Chop Clock Generator Register

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOP<9:8>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHOP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15 **CHPCLKEN:** Enable Chop Clock Generator bit

1 = Chop clock generator is enabled
0 = Chop clock generator is disabled

bit 14-10 **Unimplemented:** Read as ‘0’

bit 9-3 **CHOP<9:3>:** Chop Clock Divider bits

Value in 8.32 ns increments. The frequency of the chop clock signal is given by the following expression:

Chop Frequency = 1/(16.64 * (CHOP<9:3> + 1) * Primary Master PWM Input Clock/PCLKDIV<2:0>

Register 50-10: MDC: PWM Master Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MDC<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MDC<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **MDC<15:0>:** Master PWM Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), the PWM duty cycle resolution will increase from 1 to 3 LSBs.

Register 50-11: PWMCONx: PWM Control Register

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT(1)	CLSTAT(1)	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB(2)	MDCS(2)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC<1:0>(3)		DTCP(3)	—	MTBS	CAM(2,4)	XPRES(5)	IUE
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FLTSTAT:** Fault Interrupt Status bit(1)
1 = Fault interrupt is pending
0 = No Fault interrupt is pending
This bit is cleared by setting FLTIEN = 0.

bit 14 **CLSTAT:** Current-Limit Interrupt Status bit(1)
1 = Current-limit interrupt is pending
0 = No current-limit interrupt is pending
This bit is cleared by setting CLIEN = 0.

bit 13 **TRGSTAT:** Trigger Interrupt Status bit
1 = Trigger interrupt is pending
0 = No trigger interrupt is pending
This bit is cleared by setting TRGIEN = 0.

bit 12 **FLTIEN:** Fault Interrupt Enable bit
1 = Fault interrupt is enabled
0 = Fault interrupt is disabled and FLTSTAT bit is cleared

bit 11 **CLIEN:** Current-Limit Interrupt Enable bit
1 = Current-limit interrupt enabled
0 = Current-limit interrupt disabled and CLSTAT bit is cleared

bit 10 **TRGIEN:** Trigger Interrupt Enable bit
1 = A trigger event generates an interrupt request
0 = Trigger event interrupts are disabled and TRGSTAT bit is cleared

bit 9 **ITB:** Independent Time Base Mode bit(2)
1 = PHASEx/SPHASEx registers provide time base period for this PWM generator
0 = PTPER register provides timing for this PWM generator

bit 8 **MDCS:** Master Duty Cycle Register Select bit(2)
1 = MDC register provides duty cycle information for this PWM generator
0 = PDCx and SDCx registers provide duty cycle information for this PWM generator

Note 1: Software must clear the interrupt status here and in the corresponding IFS bit in the interrupt controller.

2: The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

3: DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.

4: These bits should not be changed after the PWM is enabled (PTEN = 1).

5: To operate in External Period Reset mode, the CLMOD bit in the FCLCONx register must be '0'.

Register 50-11: PWMCONx: PWM Control Register (Continued)

bit 7-6 **DTC<1:0>:** Dead-Time Control bits(3)
11 = Dead-Time Compensation mode
10 = Dead-time function is disabled
01 = Negative dead time actively applied for Complementary Output mode
00 = Positive dead time actively applied for all output modes

bit 5 **DTCP:** Dead-Time Compensation Polarity bit(3)
When set to '1':
If DTCMPx = 0, PWMLx is shortened and PWMHx is lengthened.
If DTCMPx = 1, PWMHx is shortened and PWMLx is lengthened.
When set to '0':
If DTCMPx = 0, PWMHx is shortened and PWMLx is lengthened.
If DTCMPx = 1, PWMLx is shortened and PWMHx is lengthened.

bit 4 **Unimplemented:** Read as '0'

bit 3 **MTBS:** Master Time Base Select bit
1 = PWM generator uses the secondary master time base for synchronization and as the clock source for the PWM generation logic (if secondary time base is available)
0 = PWM generator uses the primary master time base for synchronization and as the clock source for the PWM generation logic

bit 2 **CAM:** Center-Aligned Mode Enable bit(2,4)
1 = Center-Aligned mode is enabled
0 = Edge-Aligned mode is enabled

bit 1 **XPRES:** External PWM Reset Control bit(5)
1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
0 = External pins do not affect PWM time base

bit 0 **IUE:** Immediate Update Enable bit
1 = Updates to the active MDC/PDCx/SDCx registers are immediate
0 = Updates to the active PDCx registers are synchronized to the PWM time base

Note 1: Software must clear the interrupt status here and in the corresponding IFS bit in the interrupt controller.

2: The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

3: DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.

4: These bits should not be changed after the PWM is enabled (PTEN = 1).

5: To operate in External Period Reset mode, the CLMOD bit in the FCLCONx register must be '0'.

Register 50-12: PDCx: PWM Generator Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PDCx<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PDCx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PDCx<15:0>:** PWM Generator # Duty Cycle Value bits

Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.

2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), the PWM duty cycle resolution will increase from 1 to 3 LSBs.

Register 50-13: SDCx: PWM Secondary Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SDCx<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SDCx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **SDCx<15:0>:** Secondary Duty Cycle bits for PWMxL Output Pin

Note 1: The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), the PWM duty cycle resolution will increase from 1 to 3 LSBs.

Register 50-14: PHASEx: PWM Primary Phase Shift Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PHASEx<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PHASEx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PHASEx<15:0>:** PWM Phase Shift Value or Independent Time Base Period bits for the PWM Generator

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs
- True Independent Output mode (PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only

2: If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
- True Independent Output mode (PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only
- The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008

Register 50-15: SPHASEx: PWM Secondary Phase Shift Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPHASEx<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPHASEx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset bits for PWMxL Output Pin (used in Independent PWM mode only)

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used
- True Independent Output mode (PMOD<1:0> (IOCON<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only

2: If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) 00, 01 or 10), SPHASEx<15:0> = Not used
- True Independent Output mode (PMOD<1:0> (IOCON<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only
- The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008

Register 50-16: DTRx: PWM Dead-Time Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DTRx<13:8>					
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTRx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-14 **Unimplemented:** Read as ‘0’

bit 13-0 **DTRx<13:0>:** Unsigned 14-Bit Dead-Time Value bits for PWMx Dead-Time Unit

Register 50-17: ALTDTRx: PWM Alternate Dead-Time Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	ALTDTRx<13:8>					
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALTDTRx<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-14 **Unimplemented:** Read as ‘0’

bit 13-0 **ALTDTRx<13:0>:** Unsigned 14-Bit Dead-Time Value bits for PWMx Dead-Time Unit

Register 50-18: TRGCONx: PWM Trigger Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
TRGDIV<3:0>				—	—	—	—
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM(1)	—	TRGSTRT<5:0>					
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 **TRGDIV<3:0>:** Trigger # Output Divider bits

1111 = Trigger output for every 16th trigger event
1110 = Trigger output for every 15th trigger event
1101 = Trigger output for every 14th trigger event
1100 = Trigger output for every 13th trigger event
1011 = Trigger output for every 12th trigger event
1010 = Trigger output for every 11th trigger event
1001 = Trigger output for every 10th trigger event
1000 = Trigger output for every 9th trigger event
0111 = Trigger output for every 8th trigger event
0110 = Trigger output for every 7th trigger event
0101 = Trigger output for every 6th trigger event
0100 = Trigger output for every 5th trigger event
0011 = Trigger output for every 4th trigger event
0010 = Trigger output for every 3rd trigger event
0001 = Trigger output for every 2nd trigger event
0000 = Trigger output for every trigger event

bit 11-8 **Unimplemented:** Read as '0'

bit 7 **DTM:** Dual Trigger Mode bit(1)

1 = Secondary trigger event is combined with the primary trigger event to create PWM trigger
0 = Secondary trigger event is not combined with the primary trigger event to create PWM trigger. Two separate PWM triggers are generated.

bit 6 **Unimplemented:** Read as '0'

bit 5-0 **TRGSTRT<5:0>:** Trigger Postscaler Start Enable Select bits

111111 = Wait 63 PWM cycles before generating the first trigger event after the module is enabled
•
•
•
000010 = Wait 2 PWM cycles before generating the first trigger event after the module is enabled
000001 = Wait 1 PWM cycles before generating the first trigger event after the module is enabled
000000 = Wait 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWM trigger interrupts.

Register 50-19: IOCONx: PWM I/O Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD<1:0>(1)		OVRENH	OVRENL
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVRDAT<1:0>		FLTDAT<1:0>		CLDAT<1:0>		SWAP	OSYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PENH:** PWMxH Output Pin Ownership bit
1 = PWM module controls PWMxH pin
0 = GPIO module controls PWMxH pin

bit 14 **PENL:** PWMxL Output Pin Ownership bit
1 = PWM module controls PWMxL pin
0 = GPIO module controls PWMxL pin

bit 13 **POLH:** PWMxH Output Pin Polarity bit
1 = PWMxH pin is active-low
0 = PWMxH pin is active-high

bit 12 **POLL:** PWMxL Output Pin Polarity bit
1 = PWMxL pin is active-low
0 = PWMxL pin is active-high

bit 11-10 **PMOD<1:0>:** PWM # I/O Pin Mode bits(1)
11 = PWM I/O pin pair is in the True Independent Output mode
10 = PWM I/O pin pair is in the Push-Pull Output mode
01 = PWM I/O pin pair is in the Redundant Output mode
00 = PWM I/O pin pair is in the Complementary Output mode

bit 9 **OVRENH:** Override Enable for PWMxH Pin bit
1 = OVRDAT<1> provides data for output on PWMxH pin
0 = PWM generator provides data for PWMxH pin

bit 8 **OVRENL:** Override Enable for PWMxL Pin bit
1 = OVRDAT<0> provides data for output on PWMxL pin
0 = PWM generator provides data for PWMxL pin

bit 7-6 **OVRDAT<1:0>:** Data for PWMxH, PWMxL Pins if Override is Enabled bits
If OVERENH = 1, OVRDAT<1> provides data for PWMxH.
If OVERENL = 1, OVRDAT<0> provides data for PWMxL.

bit 5-4 **FLTDAT<1:0>:** Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits
IFLTMOD (FCLCONx<15>) = 0: Normal Fault mode:
If Fault active, then FLTDAT<1> provides data for PWMxH.
If Fault active, then FLTDAT<0> provides data for PWMxL.
IFLTMOD (FCLCONx<15>) = 1: Independent Fault mode:
If current limit active, then FLTDAT<1> provides data for PWMxH.
If Fault active, then FLTDAT<0> provides data for PWMxL.

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

Register 50-19: IOCONx: PWM I/O Control Register (Continued)

bit 3-2 **CLDAT<1:0>:** Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits

IFLTMOD (FCLCONx<15>) = 0: Normal Fault mode:
If current limit active, then CLDAT<1> provides data for PWMxH.
If current limit active, then CLDAT<0> provides data for PWMxL.

IFLTMOD (FCLCONx<15>) = 1: Independent Fault mode:
The CLDAT<1:0> bits are ignored.

bit 1 **SWAP:** SWAP PWMxH and PWMxL Pins bit

1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
0 = PWMxH and PWMxL pins are mapped to their respective pins

bit 0 **OSYNC:** Output Override Synchronization bit

1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

Register 50-20: TRIGx: PWM Primary Trigger Compare Value Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TRGCMP<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
TRGCMP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-3 **TRGCMP<15:3>:** Trigger Control Value bits
When the primary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 **Unimplemented:** Read as ‘0’

Register 50-21: FCLCONx: PWM Fault Current-Limit Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD	CLSRC<4:0>(2,4)					CLPOL(1)	CLMOD
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSRC<4:0>(2,4)					FLTPOL(1)	FLTMOD<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **IFLTMOD:** Independent Fault Mode Enable bit

1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output and Fault input maps FLTDAT<0> to PWMxL output. The CLDAT<1:0> bits are not used for override functions.

0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMxL outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs.

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = 01000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

3: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Fault mode (FLTSRC<4:0> = 01000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

4: Refer to the specific device data sheet for more information on the number of available Fault pins.

Register 50-21: FCLCONx: PWM Fault Current-Limit Control Register (Continued)

bit 14-10 **CLSRC<4:0>:** Current-Limit Control Signal Source Select bits for PWM Generator #(2,4)
These bits also specify the source for the dead-time compensation input signal, DTCMPx.
11111 = Reserved
11110 = Fault 23
11101 = Fault 22
11100 = Fault 21
11011 = Fault 20
11010 = Fault 19
11001 = Fault 18
11000 = Fault 17
10111 = Fault 16
10110 = Fault 15
10101 = Fault 14
10100 = Fault 13
10011 = Fault 12
10010 = Fault 11
10001 = Fault 10
10000 = Fault 9
01111 = Fault 8
01110 = Fault 7
01101 = Fault 6
01100 = Fault 5
01011 = Fault 4
01010 = Fault 3
01001 = Fault 2
01000 = Fault 1
00111 = Reserved
00110 = Reserved
00101 = Reserved
00100 = Reserved
00011 = Analog Comparator 4
00010 = Analog Comparator 3
00001 = Analog Comparator 2
00000 = Analog Comparator 1

bit 9 **CLPOL:** Current-Limit Polarity bit for PWM Generator #(1)
1 = The selected current-limit source is active-low
0 = The selected current-limit source is active-high

bit 8 **CLMOD:** Current-Limit Mode Enable bit for PWM Generator #
1 = Current-Limit mode is enabled
0 = Current-Limit mode is disabled

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = 01000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

3: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Fault mode (FLTSRC<4:0> = 01000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

4: Refer to the specific device data sheet for more information on the number of available Fault pins.

Register 50-21: FCLCONx: PWM Fault Current-Limit Control Register (Continued)

bit 7-3 **FLTSRC<4:0>:** Fault Control Signal Source Select bits for PWM Generator #(2,4)

11111 = Reserved
11110 = Fault 23
11101 = Fault 22
11100 = Fault 21
11011 = Fault 20
11010 = Fault 19
11001 = Fault 18
11000 = Fault 17
10111 = Fault 16
10110 = Fault 15
10101 = Fault 14
10100 = Fault 13
10011 = Fault 12
10010 = Fault 11
10001 = Fault 10
10000 = Fault 9
01111 = Fault 8
01110 = Fault 7
01101 = Fault 6
01100 = Fault 5
01011 = Fault 4
01010 = Fault 3
01001 = Fault 2
01000 = Fault 1
00111 = Reserved
00110 = Reserved
00101 = Reserved
00100 = Reserved
00011 = Analog Comparator 4
00010 = Analog Comparator 3
00001 = Analog Comparator 2
00000 = Analog Comparator 1

bit 2 **FLTPOL:** Fault Polarity bit for PWM Generator #(1)

1 = The selected Fault source is active-low
0 = The selected Fault source is active-high

bit 1-0 **FLTMOD<1:0>:** Fault Mode bits for PWM Generator #

11 = Fault input is disabled
10 = Reserved
01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = 01000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

3: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Fault mode (FLTSRC<4:0> = 01000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

4: Refer to the specific device data sheet for more information on the number of available Fault pins.

Register 50-22: STRIGx: PWM Secondary Trigger Compare Value Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STRGCMP<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
STRGCMP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-3 **STRGCMP<15:3>:** Secondary Trigger Control Value bits
When the secondary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 **Unimplemented:** Read as ‘0’

Register 50-23: LEBCONx: Leading-Edge Blanking Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PHR:** PWMxH Rising Edge Trigger Enable bit
1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter
0 = Leading-Edge Blanking ignores rising edge of PWMxH

bit 14 **PHF:** PWMxH Falling Edge Trigger Enable bit
1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter
0 = Leading-Edge Blanking ignores falling edge of PWMxH

bit 13 **PLR:** PWMxL Rising Edge Trigger Enable bit
1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter
0 = Leading-Edge Blanking ignores rising edge of PWMxL

bit 12 **PLF:** PWMxL Falling Edge Trigger Enable bit
1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter
0 = Leading-Edge Blanking ignores falling edge of PWMxL

bit 11 **FLTLEBEN:** Fault Input Leading-Edge Blanking Enable bit
1 = Leading-Edge Blanking is applied to selected Fault input
0 = Leading-Edge Blanking is not applied to selected Fault input

bit 10 **CLLEBEN:** Current-Limit Leading-Edge Blanking Enable bit
1 = Leading-Edge Blanking is applied to selected current-limit input
0 = Leading-Edge Blanking is not applied to selected current-limit input

bit 9-6 **Unimplemented:** Read as '0'

bit 5 **BCH:** Blanking in Selected Blanking Signal High Enable bit(1)
1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high
0 = No blanking when selected blanking signal is high

bit 4 **BCL:** Blanking in Selected Blanking Signal Low Enable bit(1)
1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low
0 = No blanking when selected blanking signal is low

bit 3 **BPHH:** Blanking in PWMxH High Enable bit
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high
0 = No blanking when PWMxH output is high

bit 2 **BPHL:** Blanking in PWMxH Low Enable bit
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low
0 = No blanking when PWMxH output is low

bit 1 **BPLH:** Blanking in PWMxL High Enable bit
1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high
0 = No blanking when PWMxL output is high

bit 0 **BPLL:** Blanking in PWMxL Low Enable bit
1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low
0 = No blanking when PWMxL output is low

Note 1: The blanking signal is selected via the BLANKSEL bits in the AUXCONx register.

Register 50-24: LEBDLYx: Leading-Edge Blanking Delay Register

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	LEB<11:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
LEB<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-12 **Unimplemented:** Read as ‘0’

bit 11-3 **LEB<11:3>:** Leading-Edge Blanking Delay bits for Current-Limit and Fault Inputs
Value in 8.4 ns increments.

bit 2-0 **Unimplemented:** Read as ‘0’

Register 50-25: AUXCONx: PWM Auxiliary Control Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
HRPDIS	HRDDIS	—	—	BLANKSEL<3:0>			
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHOPSEL<3:0>				CHOPHEN	CHOPLEN
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **HRPDIS**: High-Resolution PWM Period Disable bit
1 = High-resolution PWM period is disabled to reduce power consumption
0 = High-resolution PWM period is enabled

bit 14 **HRDDIS**: High-Resolution PWM Duty Cycle Disable bit
1 = High-resolution PWM duty cycle is disabled to reduce power consumption
0 = High-resolution PWM duty cycle is enabled

bit 13-12 **Unimplemented:** Read as '0'

bit 11-8 **BLANKSEL<3:0>:** PWM State Blank Source Select bits
The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register).
1001 = PWM9H selected as state blank source
1000 = PWM8H selected as state blank source
0111 = PWM7H selected as state blank source
0110 = PWM6H selected as state blank source
0101 = PWM5H selected as state blank source
0100 = PWM4H selected as state blank source
0011 = PWM3H selected as state blank source
0010 = PWM2H selected as state blank source
0001 = PWM1H selected as state blank source
0000 = No state blanking

bit 7-6 **Unimplemented:** Read as '0'

bit 5-2 **CHOPSEL<3:0>:** PWM Chop Clock Source Select bits
The selected signal will enable and disable (CHOP) the selected PWM outputs.
1001 = PWM9H selected as CHOP clock source
1000 = PWM8H selected as CHOP clock source
0111 = PWM7H selected as CHOP clock source
0110 = PWM6H selected as CHOP clock source
0101 = PWM5H selected as CHOP clock source
0100 = PWM4H selected as CHOP clock source
0011 = PWM3H selected as CHOP clock source
0010 = PWM2H selected as CHOP clock source
0001 = PWM1H selected as CHOP clock source
0000 = Chop clock generator selected as CHOP clock source

bit 1 **CHOPHEN:** PWMxH Output Chopping Enable bit
1 = PWMxH chopping function is enabled
0 = PWMxH chopping function is disabled

bit 0 **CHOPLEN:** PWMxL Output Chopping Enable bit
1 = PWMxL chopping function is enabled
0 = PWMxL chopping function is disabled

Register 50-26: PWMCAPx: Primary PWM Time Base Capture Register

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PWMCAP<15:8>							
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
PWMCAP<7:3>					—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as ‘0’	
-n = Value at POR	‘1’ = Bit is set	‘0’ = Bit is cleared	x = Bit is unknown

bit 15-3 **PWMCAP<15:3>:** Captured PWM Time Base Value bits

The value in this register represents the captured PWM time base value when a leading edge is detected on the current-limit input.

bit 2-0 **Unimplemented:** Read as ‘0’

Note: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs
- True Independent Output mode (PMOD<1:0> (IOCON<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxH only
- If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
- True Independent Output mode (PMOD<1:0> (IOCON<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxH only

50.4 ARCHITECTURE OVERVIEW

Figure 50-1 shows an architectural overview of the high-speed PWM module and its interconnection with the CPU and other peripherals.

Figure 50-1: High-Speed PWM Module Architectural Overview



The high-speed PWM module contains up to nine PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. Two master time base generators provide a synchronous signal as a common time base to synchronize the various PWM outputs. Each generator can operate independently or in synchronization with either of the two master time bases. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known “safe” state.

Each PWM can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWM module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWM module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1, SYNCI2, SYNCI3 and SYNCI4 pins are the input pins, which can synchronize the high-speed PWM module with an external signal. The SYNCO pin is an output pin that provides a synchronous signal to an external device.

The high-speed PWM module can be used for a wide variety of power conversion applications that require the following:

- High operating frequencies with good resolution
- Ability to dynamically control PWM parameters, such as duty cycle, period and dead time
- Ability to independently control each PWM
- Ability to synchronously control all PWMs
- Independent resource allocation for each PWM generator
- Fault handling capability
- CPU load staggering to execute multiple control loops

Each high-speed PWM module function is described in detail in subsequent sections. Figure 50-2 shows the interconnections between various registers in the high-speed PWM module.

Figure 50-2: High-Speed PWM Module Register Interconnection Diagram



50.5 MODULE DESCRIPTION

50.5.1 PWM Clock Selection

The auxiliary clock generator must be used to generate the clock for the PWM module, independent of the system clock. The Primary Oscillator Clock (POSCCLK) and Internal FRC Clock (FRCCLK) can be used with an auxiliary PLL to obtain the Auxiliary Clock (ACLK). The auxiliary PLL has a fixed 16x multiplication factor.

The Auxiliary Clock Control (ACLKCON) register selects the reference clock and enables the auxiliary PLL and output dividers for obtaining the necessary auxiliary clock. Equation 50-1 shows the relationship between the reference clock input frequency and the Auxiliary Clock (ACLK) frequency.

Equation 50-1:

$$ACLK = (REFCLK * M)/N$$

where,

REFCLK = Internal FRC clock frequency (7.37 MHz) if the Internal FRC is selected as clock source

REFCLK = Primary Oscillator Clock frequency (POSCCLK) if the primary oscillator is selected as clock source

M = 16 if the auxiliary PLL is enabled by setting the ENAPLL (ACLKCON<15>) bit

M = 1 if the auxiliary PLL is disabled

N = Postscaler ratio selected by the Auxiliary Postscaler (APSTSCLR<2:0>) bits in the Auxiliary Clock Control (ACLKCON<2:0>) register.

Note: The nominal input clock to the PWM should be 120 MHz. Refer to the **"Electrical Characteristics"** section in the specific device data sheet for the full operating range.

Example 50-1: PWM Clock Code

```
/* Setup for the PWM clock to use the FRC as the REFCLK */
/* ((FRC * 16) / APSTSCLR) = (7.37 * 16) / 1 = 117.9 MHz */
ACLKCONbits.FRCSEL = 1;    /* FRC is input to Auxiliary PLL */
ACLKCONbits.SELACLK = 1;   /* Auxiliary Oscillator provides the clock source */
ACLKCONbits.APSTSCLR = 7; /* Divide Auxiliary clock by 1 */
ACLKCONbits.ENAPLL = 1;    /* Enable Auxiliary PLL */
while(ACLKCONbits.APLLCK != 1); /* Wait for Auxiliary PLL to Lock */
```

The auxiliary clock for the PWM module can be derived from the system clock while the device is running in the Primary PLL mode. Equation 50-2 gives the relationship between the Primary PLL Clock (PLLCLK) frequency and the Auxiliary Clock (ACLK) frequency.

Equation 50-2:

$$ACLK = (PLLCLK)/N$$

where,

N = Postscaler ratio selected by the Auxiliary Postscaler (APSTSCLR<2:0>) bits in the Auxiliary Clock Control (ACLKCON<2:0>) register.

Note: If the primary PLL is used as a source for the auxiliary clock, then the primary PLL should be configured up to a maximum operation of 30 MHz or less.

Example 50-2: Using Primary Oscillator With Auxiliary PLL

```
/* Setup for the PWM clock to use the Primary Oscillator as the REFCLK */
/*((FRC * 16) / APSTSCLR) = (8 * 16) / 1 = 120 MHz */
ACLKCONbits.ARCSEL = 1;           /* Primary Oscillator is the Clock Source */
ACLKCONbits.FRCSEL = 0;           /* Input clock source is determined by ASRCSEL bit setting */
ACLKCONbits.SELACLK = 1;          /* Auxiliary Oscillator provides the clock source */
ACLKCONbits.APSTSCLR = 7;         /* Divide Auxiliary clock by 1 */
ACLKCONbits.ENAPLL = 1;           /* Enable Auxiliary PLL */
while(ACLKCONbits.APLLCK != 1);   /* Wait for Auxiliary PLL to Lock */
```

Refer to **Section 47. "Oscillator (Part V)"** for more information on configuring the auxiliary clock generator.

50.5.2 Time Base

Each PWM output in a PWM generator can use either one of the two master time bases or an independent time base. There is one Primary Master Time Base (PMTMR) counter for the entire PWM module, which is shared among the individual PWM generators. The primary master time base is controlled via the PTCON register. The PERIOD register specifies the PWM period for the primary master time base timer/counter. The primary master counter/timer is called PMTMR. The Primary Master Time Base, PMTMR, is primarily used to synchronize the individual local time base counters. If the PWM generators are in Independent Time Base mode, they ignore the PMTMR. The master time base also generates the Special Event ADC Trigger and interrupt. The Master Time Base Select (MTBS) bit in the PWM Control (PWMCONx<3>) register, if cleared, specifies that a particular PWM generator uses the primary master time base.

There is also a Secondary Master Time Base (SMTMR), which is primarily used to synchronize the individual local time base counters. If the PWM generators are in Independent Time Base mode, they ignore the SMTMR. The secondary master time base also generates the secondary Special Event ADC Trigger and interrupt. If the MTBS bit in the PWMCONx register is set, it specifies that a particular PWM generator uses the secondary master time base.

The high-speed PWM module input clock has prescaler (divider) options of 1:1 to 1:64, which can be selected using the PWM Primary Input Clock Prescaler (Divider) Select (PCLKDIV<2:0>) bits in the PWM Clock Divider Select (STCON2<2:0>) register. The prescaled value will also reflect the PWM resolution, which helps to reduce the power consumption of the high-speed PWM module. The prescaled clock is the input to the PWM clock control logic block. The maximum clock rate provides a duty cycle and period resolution of 1.04 ns.

For example:

- If a prescaler option of 1:2 is selected, the PWM duty cycle and period resolution can be set at 2.08 ns. Therefore, the high-speed PWM module's power consumption would be reduced by approximately 50 percent of the maximum speed operation.
- If a prescaler option of 1:4 is selected, the PWM duty cycle and period resolution can be set at 4.16 ns. Therefore, the high-speed PWM module's power consumption would be reduced by approximately 75 percent of the maximum speed operation.

The high-speed PWM module can operate in either the standard edge-aligned or center-aligned time base.

50.5.3 Standard Edge-Aligned PWM

Standard edge-aligned PWM waveforms are shown in Figure 50-3. To create the edge-aligned PWM, a timer or counter circuit counts upward from zero to a specified maximum value, called the Period. Another register contains the duty cycle value, which is constantly compared with the timer (period) value. When the timer or counter value is less than or equal to the duty cycle value, the PWM output signal is asserted. When the timer value exceeds the duty cycle value, the PWM signal is deasserted. When the timer is greater than or equal to the period value, the timer resets itself and the process repeats.

Figure 50-3: Standard Edge-Aligned PWM Mode



50.5.4 Center-Aligned PWM

The center-aligned PWM waveforms, shown in Figure 50-4, align the PWM signals with respect to a reference point so that half of the PWM signal occurs before the reference point and the remaining half of the signal occurs after the reference point. The Center-Aligned mode is enabled when the Center-Aligned Mode Enable (CAM) bit in the PWM Control (PWMCONx<2>) register is set.

When operating in Center-Aligned mode, the effective PWM period will be twice the value that is specified in the PHASEx registers because the independent time base counter in the PWM generator is counting up and then counting down during the cycle. The up/down count sequence doubles the effective PWM cycle period. This mode is used in many motor control applications.

Note:	The Independent Time Base (ITB = 1) mode must be enabled to use the Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

Figure 50-4: Center-Aligned PWM Mode



Example 50-3: Edge-Aligned or Center-Aligned Mode Selection

```
/* Select Edge-Aligned or Center-Aligned PWM Time Base */
/* Choose one of the modes given below */

PWMCON1bits.CAM = 0; // For Edge-Aligned Mode

PWMCON1bits.CAM = 1; // For Center-Aligned Mode
```

50.5.5 Master Time Base

Figure 50-5 shows PWM functionality in the master time base.

Figure 50-5: Master Time Base Block Diagram



Some of the common tasks of the master time base are as follows:

- Generates time reference for all the PWM generators
- Generates Special Event ADC Trigger and interrupt
- Supports synchronization with the external SYNC signal (SYNCI1/SYNCI2/SYNCI3/SYNCI4)
- Supports synchronization with external devices using SYNCO signal

The master time base for a PWM generator is set by loading a 16-bit value into the Time Period (PTPER/STPER) register. In Master Time Base mode, the value in the PHASEx and SPHASEx registers provides phase shift between the PWM outputs. The clock for the PWM timer (PMTMR/SMTMR) is derived from the system clock.

50.5.6 Time Base Synchronization

The master time base can be synchronized with the external synchronization signal via the master time base synchronization signal (SYNCI1/SYNCI2/SYNCI3/SYNCI4). The synchronization source (SYNCI1/SYNCI2/SYNCI3/SYNCI4) can be selected using the Synchronous Source Selection (SYNCSRC<2:0>) bits in the Primary or Secondary Master Time Base Control (PTCON<6:4>/STCON<6:4>) registers. The Synchronize Input Polarity (SYNCPOL) bit in the Master Time Base Control (PTCON<9>/STCON<9>) registers select the rising or falling edge of the synchronization pulse, which resets the timer (PMTMR/SMTMR). The external synchronization feature can be enabled or disabled with the External Time Base Synchronization Enable (SYNCEN) bit in the Master Time Base Control (PTCON<7>/STCON<7>) registers. The pulse width of the external synchronization signal (SYNCI1/SYNCI2/SYNCI3/SYNCI4) should be more than 200 ns to ensure the reliable detection by the master time base.

The external device can also be synchronized with the master time base using the synchronization output signal (SYNCO). The SYNCO signal is generated when the Period registers (PTPER/STPER) reset the PMTMR/SMTMR registers. The polarity of the SYNCO signal is determined by the SYNCPOL bit in the PTCON/STCON registers. The SYNCO signal can be enabled or disabled by selecting the Primary or Secondary Time Base Sync Enable (SYNCOEN, PTCON<8>/STCON<8>) bit in the PTCON/STCON registers. The advantage of synchronization is that it ensures the beat frequencies are not generated when multiple power controllers are in use.

Example 50-4: Synchronizing Primary Master Time Base with External Signal

```
/* Synchronizing primary master time base with external signal */

PTCONbits.SYNCSRC = 0; // Select SYNC1 input as synchronizing source
PTCONbits.SYNCPOL = 0; // Rising edge of SYNC1 resets the PWM Timer
PTCONbits.SYNCEN = 1;  // Enable external synchronization
```

Example 50-5: Synchronizing External Device with Primary Master Time Base

```
/* Synchronizing external device with primary master time base */

PTCONbits.SYNCPOL = 0; // SYNCO output is active-high
PTCONbits.SYNCOEN = 1; // Enable SYNCO output
```

50.5.7 Special Event Trigger

The high-speed PWM module has two Special Event Triggers that can be used for synchronization of Analog-to-Digital (A/D) conversions with either of the two PWM master time bases. The A/D sampling and conversion time can be programmed to occur at any time within the PWM period.

The Special Event Trigger allows the user application to minimize the delay between the time the A/D conversion results are acquired and the time the duty cycle value is updated. The Special Event Trigger is based on the selected master time base. The master Special Event Trigger value is loaded into the PWM Special Event Compare (SEVTCMP/SSEVTCMP) registers. In addition, the PWM Special Event Trigger Output Postscaler Select (SEVTPS) bits in the PWM Time Base Control (PTCON<3:0>/STCON<3:0>) registers control Special Event Trigger operation. To generate a trigger to the ADC module, the value in the PTPER/STPER registers is compared with the value in the SEVTCMP/SSEVTCMP registers. The master Special Event Trigger has a postscaler that allows a 1:1 to 1:16 postscaler ratio. The postscaler is configured by writing to the SEVTPS control bits in the PTCON/STCON registers.

Special Event Trigger pulses are always generated during the following instances:

- On a match condition regardless of the status of the Special Event Interrupt Enable (SEIEN) bit
- If the compare value in the SEVTCMP/SSEVTCMP registers is a value from zero to a maximum value of the PTPER/STPER registers

The Special Event Trigger output postscaler is cleared on these events:

- Any device Reset
- When PTEN = 0

Example 50-6: Primary ADC Special Event Trigger Configuration

```
/* ADC Special Event Trigger configuration */

SEVTCMP = 1248;                 // Special Event Trigger value set at 25%
                                // of period value (4999)
PTCONbits.SEVTPS = 0;           // Special Event Trigger output postscaler
                                // set to 1:1 selection
PTCONbits.SEIEN = 1;            // Special event interrupt is enabled

while (PTCONbits.SESTAT == 1); // Wait for special event interrupt status change
```

50.5.8 Independent PWM Time Base

Each PWM generator also has two of its own PWM time bases. Figure 50-6 shows PWM functionality in the independent time base. With two time bases per PWM generator, the high-speed PWM module can generate PWM outputs that are phase shifted relative to each other, or totally independent of each other. The individual PWM timers (TMRx and STRMx) provide the time base values that are compared to the duty cycle registers to create the PWM signals.

Figure 50-6: Independent Time Base Block Diagrams



Each PWM generator can operate on:

- A shared time base for both the primary (PWMxH) and secondary (PWMxL) outputs

  The independent time base periods for both PWM outputs (PWMxH and PWMxL) are provided by the value in the PWM Primary Phase Shift (PHASEx) register.

- A dedicated time base for each of the primary (PWMxH) and secondary (PWMxL) outputs

  The independent time base period for the PWMxH output is provided by the value in the PHASEx register. The independent time base period for the PWMxL output is provided by the value in the PWM Secondary Phase Shift (SPHASEx) register.

The PHASEx and SPHASEx registers provide the time period value for the PWMx outputs (PWMxH and PWMxL) in Independent Time Base mode.

Note:	The PTMRx and STMRx values are not readable to the user application.

50.6 PWM GENERATOR

This section describes the functionality of the PWM generator.

50.6.1 PWM Period

The PWM period value defines the switching frequency of the PWM pulses. The PWM period value can be controlled either by the Master Time Period (PTPER/STPER) registers, or by the Independent Time Period, PHASEx and SPHASEx registers, for the respective primary and secondary PWM outputs. If the PWM generator is not in Independent Time Base mode (i.e., ITB = 0 in the PWMCONx register), the individual time base counters are synchronized with the master time base counter (either primary or secondary). If the control bit, ITB = 1, in the PWMCONx register, the local time base counters are operating independently of the master time base counter.

The PWM period value can be controlled in two ways when the high-speed PWM module operates in Independent Time Base mode:

- In some modes, the PHASEx register controls the PWM period of the PWM output signals (PWMxH and PWMxL).
- In the True Independent Output mode, the PHASEx register controls the PWM period of the PWMxH output signal and the SPHASEx register controls the PWM period of the PWMxL output signal.

Refer to **Section 50.9 "PWM Operating Modes"** for detailed information about various PWM modes and their features.

When the high-speed PWM module operates in the Master Time Base mode, the PTPER/STPER registers hold the 16-bit value, which specifies the counting period for the PMTMR/SMTMR timers. When the high-speed PWM module operates in the Independent Time Base mode, the PHASEx and SPHASEx registers hold the 16-bit value that specifies the counting period for the PTMRx and STMRx timers, respectively. The timer period can be updated at any time by the user application. The PWM Time Period (PTPER/STPER) registers can be determined by using Equation 50-3.

Equation 50-3: PERIOD, PHASEx and SPHASEx Register Value Calculation

$$PTPER, STPER, PHASEx, SPHASEx = \frac{REFCLK}{7.37\ MHz} * \frac{Desired\ PWM\ Period}{1.04\ ns * PWM\ Input\ Clock\ Prescaler}$$

where, $Desired\ PWM\ Period = \frac{1}{PWM\ Frequency}$

Based on Equation 50-3, while operating in the master time base (PTPER/STPER registers) or the independent time base (PHASEx and SPHASEx registers), the register value to be loaded is shown in Example 50-7.

Example 50-7: PWM Time Period Calculation

$$PTPER = \frac{10\mu s}{1.04ns \times 2} = 4808 = 0x12C8$$

where, *PWM Frequency* = 100 *kHz*
PWM Input Clock Prescaler = 1:2
REFCLK = FRC = 7.37 *MHz*

The maximum available PWM period resolution is 1.04 ns. The PWM Input Clock Prescaler (Divider) Select (PCLKDIV<2:0>) bits in the PWM Clock Divider Select (PTCON2<2:0>/STCON2<2:0>) registers determine the type of PWM clock. The timer/counter is enabled or disabled by setting or clearing the PWM Module Enable (PTEN) bit in the PWM Clock Divider Select (PTCON<15>) register. The PMTMR and SMTMR timers can also be cleared using the PTEN bit.

If the Enable Immediate Period Updates (EIPU) bit in the PWM Clock Divider Select (PTCON<10>/STCON<10>) registers is set, the active Master Period register (an internal shadow register) is updated immediately instead of waiting for the PWM cycle to end. The EIPU bit affects the PMTMR/SMTMR master time base.

Example 50-8: Clock Prescaler Selection

```
/* Select PWM time base input clock prescaler */
/* Choose divide ratio of 1:2 */

PTCON2bits.PCLKDIV = 1;
```

Example 50-9: PWM Time Period Selection

```
/* Select time base period control */
/* Choose one of these options */

PWMCON1bits.ITB = 0; // PTPER provides the PWM time period value

PWMCON1bits.ITB = 1; // PHASEx/SPHASEx provides the PWM time period value
```

Example 50-10: PWM Time Period Initialization

```
/* Choose PWM time period based on FRC input clock */
/* PWM frequency is 100 kHz */
/* Choose one of the following options */

PTPER = 4808;

PHASEx = 4808;

SPHASEx = 4808;
```

50.6.2 PWM Duty Cycle Control

The duty cycle determines the period of time that the PWM output should remain in the active state. Each duty cycle register allows a 16-bit duty cycle value to be specified. The duty cycle values can be updated at any time by setting the Immediate Update Enable (IUE) bit in the PWM Control (PWMCONx<0>) register. If the IUE bit is '0', the active register updates at the start of the next PWM cycle.

The Master Duty Cycle (MDC) register enables multiple PWM generators to share a common duty cycle register. The MDC register has an important role in the Master Time Base mode.

In addition, each PWM generator has a Primary Duty Cycle (PDCx) register and a Secondary Duty Cycle (SDCx) register that provides separate duty cycles to each PWM.

50.6.2.1 MASTER DUTY CYCLE (MDC)

The master duty cycle is controlled by the master time base generator. The Master Duty Cycle Register Select (MDCS) bit in the PWM Control (PWMCONx<8>) register determines whether the duty cycle of each of the PWMxH and PWMxL outputs is controlled by the PWM Master Duty Cycle (MDC) register, or the PWM Primary Duty Cycle (PDCx) and PWM Secondary Duty Cycle (SDCx) registers.

The MDC register enables sharing of the common Duty Cycle register among multiple PWM generators and saves the CPU overhead required in updating multiple duty cycle registers.

50.6.2.2 PRIMARY DUTY CYCLE (PDCx)

The primary duty cycle is controlled by the independent time base when the Independent Time Base Mode (ITB) bit in the PWM Control (PWMCONx<9>) register is set to '1'. The PDCx register is an input register that provides the duty cycle value for the primary PWM output (PWMxH) signal.

Figure 50-7: Primary Duty Cycle Comparison



Note: In Independent Output mode, PDCx affects PWMxH only.

50.6.2.3 SECONDARY DUTY CYCLE (SDCx)

The secondary duty cycle is controlled by the independent time base in the PWMCONx register when the ITB bit is set to '1'. The SDCx register is an input register that provides the duty cycle value for the secondary PWM output (PWMxL) signal.

Figure 50-8: Secondary Duty Cycle Comparison



Note: In Independent Output mode, SDCx affects PWMxL only.

The duty cycle can be determined using Equation 50-4.

Equation 50-4: MDC, PDCx and SDCx Calculation

$$MDC, PDCx, SDCx = \frac{REFCLK}{7.37\ MHz} * \frac{Desired\ Duty\ Cycle}{1.04\ ns * PWM\ Input\ Clock\ Prescaler}$$

where, $Desired\ PWM = \frac{1}{PWM\ Frequency}$

Note 1: If a duty cycle value is smaller than the minimum value (0x0008), a signal will have zero duty cycle. A value of 0x0008 is the minimum usable duty cycle value that produces an output pulse from the PWM generators.

2: A duty cycle value greater than (Period – 0x0008) produces 100 percent duty cycle.

3: If a duty cycle value is greater than or equal to the period value, a signal will have a duty cycle of 100 percent.

Based on Equation 50-4, when the master, independent primary or independent secondary duty cycle is used, the register value is loaded in the MDC, PDCx or SDCx register, respectively.

50.6.2.4 DUTY CYCLE RESOLUTION

The PWM duty cycle and period resolution is 1.04 ns per Least Significant Byte (LSB) with the PWM clock configured for the highest prescaler setting. The PWM duty cycle bit resolution can be determined using Equation 50-5:

Equation 50-5: Bit Resolution Calculation

$$Bit\ Resolution = log_2\left[\frac{REFCLK}{7.37\ MHz} * \frac{PWM\ Period}{1.04\ ns * PWM\ Input\ Clock\ Prescaler}\right]$$

Table 50-1 shows the duty cycle bit resolution versus PWM frequencies at the highest PWM clock frequency.

Table 50-1: PWM Frequency and Duty Cycle Resolution

PWM Duty Cycle Resolution	PWM Frequency
16 bits	14.6 kHz
15 bits	29.3 kHz
14 bits	58.6 kHz
13 bits	117.2 kHz
12 bits	234.4 kHz
11 bits	468.9 kHz
10 bits	937.9 kHz
9 bits	1.87 MHz
8 bits	3.75 MHz

At the highest clock frequency, the clock period is 1.04 ns. The PWM resolution becomes coarser by configuring other PWM clock prescaler settings.

Example 50-11: PWM Duty Cycle Selection

```
/* Select either Master Duty cycle or Independent Duty cycle */

PWMCON1bits.MDCS = 0; // PDC1 provides duty cycle value

PWMCON1bits.MDCS = 1; // MDC provides duty cycle value
```

Example 50-12: PWM Duty Cycle Initialization

```
/* Initialize PWM Duty cycle value */

PDC1 = 2404;   // Independent Primary Duty Cycle is 50% of the period

SDC1 = 2404;   // Independent Secondary Duty Cycle is 50% of the period

MDC = 2404;    // Master Duty Cycle is 50% of the period
```

50.6.3 Dead-Time Generation

Dead time refers to a programmable period of time (specified by the Dead-Time (DTRx) register or the Alternate Dead-Time (ALTDTRx) register), which prevents a PWM output from being asserted until its complementary PWM signal has been deasserted for the specified time.

The high-speed PWM module has four dead-time control units. Each dead-time control unit has its own dead-time value.

Dead-time generation can be provided when any of the PWM I/O pin pairs are operating in the Complementary Output mode. Many power converter circuits require dead time because power transistors cannot switch instantaneously. To prevent current shoot-through, some amount of time must be provided between the turn-off event of one PWM output and the turn-on event of the other PWM output in a complementary pair or the turn-on event of the other transistor.

The high-speed PWM module provides positive as well as negative dead time. The positive dead time prevents overlapping of PWM outputs. Positive dead-time generation is available for all output modes. Positive dead-time circuitry works by blanking (gating) the leading edge of the PWM signal. Negative dead time is the forced overlap of the PWMxH and PWMxL signals. Negative dead time works when the extended time period of the currently active PWM output overlaps the PWM output that is just asserted. Certain converter techniques require a limited amount of current shoot-through.

Negative dead time is specified only for complementary PWM signals. Negative dead time does not apply to the user**,** current-limit or Fault overrides. This mode can be implemented by using phase shift values in the PHASEx registers that shift the PWM outputs so that the outputs overlap another PWM signal from a different PWM output channel.

The dead-time logic acts as a gate and allows an asserted PWM signal or an override value to propagate to the output. The dead-time logic never asserts a PWM output on its own initiative.

Figure 50-9: Dual Dead-Time Waveforms



The dead-time feature can be disabled for each PWM generator. The dead-time functionality is controlled by the Dead-Time Control (DTC<1:0>) bits in the PWM Control (PWMCONx<7:6>) register.

50.6.4 Dead-Time Generators

Each complementary output pair for the high-speed PWM module has a 12-bit down counter to produce the dead-time insertion. Each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output. Depending on whether the edge is rising or falling, one of the transitions on the complementary outputs is delayed until the associated dead-time timer generates the specific delay period.

The dead-time logic monitors the rising and falling edges of the PWM signals. The dead-time counters reset when the associated PWM signal is inactive and starts counting when the PWM signal is active. Any selected signal source that provides the PWM output signal is processed by the dead-time logic.

The dead time can be determined using the formula shown in Equation 50-6:

Equation 50-6: Dead-Time Calculation

$$DTRx = \frac{REFCLK}{7.37\ MHz} * \frac{Desired\ Dead\ Time}{1.04\ ns * PWM\ Input\ Clock\ Prescaler}$$

There are three Dead-Time Control modes:

- Positive Dead-Time Mode

  The Positive Dead-Time mode describes a period of time when both the PWMxH and PWMxL outputs are not asserted. This mode is useful when the application designer needs to allocate time to disable some power transistors prior to enabling other transistors. This is similar to a “Break before Make” switch. When Positive Dead-Time mode is specified, the DTRx registers specify the dead time for the PWMxH output and the ALTDTRx register specifies the dead time for the PWMxL output.

- Negative Dead-Time Mode

  The Negative Dead-Time mode describes a period of time when both the PWMxH and PWMxL outputs are asserted. This mode is useful in current fed topologies that need to provide a path for current to flow when the power transistors are switching. This is similar to a “Make before Break” switch. When Negative Dead-Time mode is specified, the DTRx register specifies the negative dead time for the PWMxL output and the ALTDTRx register specifies the negative dead time for the PWMxH output.

- Dead-Time Disabled Mode

  The dead-time logic can be disabled per PWM generator. The dead-time functionality is controlled by the DTC<1:0> bits in the PWMCONx register.

50.6.5 Dead-Time Ranges

The dead-time duration provided by each dead-time unit is set by specifying an unsigned value in the DTRx and ALTDTRx registers. At maximum operating clock frequency, with a 1.04 ns duty cycle resolution, the dead-time resolution is 1.04 ns. At the highest PWM resolution, the maximum dead-time value is 17.03 μs.

50.6.6 Dead-Time Distortion

For duty cycle values near 0% or 100%, the PWM signal becomes nonlinear if dead time is active. For any duty cycle value less than the dead time, the PWM output is zero. For duty cycle values greater than (100% – dead time), the PWM output is the same as if the duty cycle is (100% – dead time).

50.6.7 Dead-Time Resolution

At the highest clock rate, the dead-time resolution is 1.04 ns under normal operating conditions. However, there is an exception. For Fault, current-limit or user override events, the highest possible dead-time resolution is 8.32 ns (bit 3 in the DTRx and ALTDTRx registers) at maximum CPU speed and prescaler.

Note:	When current-limit or Fault override data is set to '0', dead time is not applied and the "zero" override data is applied immediately.

Example 50-13: PWM Dead-Time Control

```
/* Select Dead Time control */
/* Choose one of these options */

PWMCON1bits.DTC = 0;   // Positive Dead Time applied for all modes
PWMCON1bits.DTC = 1;   // Negative Dead Time applied for all modes
```

Example 50-14: PWM Dead-Time Initialization

```
/* Dead Time value for PWM generator */
/* Refer to Example 50-5 */

DTR1 = 63;      // Dead Time value is 65.5 ns
ALTDTR1 = 63;   // Alternate Dead time value is 65.5 ns
```

50.6.8 Dead-Time Insertion in Center-Aligned Mode

While using the Center-Aligned mode and complementary PWM, only the ALTDTRx register should be used for dead-time insertion. The dead time is inserted in the PWM waveform as shown in Figure 50-10.

Figure 50-10: Dead-Time Insertion in Center-Aligned Mode



50.6.9 Phase Shift

Phase shift is the relative offset between PWMxH or PWMxL with respect to the master time base. In Independent Output mode, the PHASEx register determines the relative phase shift between PWMxH and the master time base. The SPHASEx register determines the relative phase shift between PWMxL and the master time base. The contents of the PHASEx register are used as an initialization value for the PTMRx register and the contents of the SPHASEx register are used as an initialization value for the STMRx register.

Figure 50-11 and Figure 50-12 provide example waveforms for phase shifting in Complementary mode and Independent Output mode, respectively.

Figure 50-11: Phase Shifting (Complementary Mode)



Note: In Complementary, Push-Pull and Redundant Output modes, PHASEx controls the phase shift for PWMxH and PWMxL.

Figure 50-12: Phase Shifting (Independent Output Mode)



Note: In Independent Output mode, SPHASEx controls the phase shift for PWMxL and PHASEx controls the phase shift of PWMxH.

In addition, there are two shadow registers for the PHASEx and SPHASEx registers that are updated whenever new values are written by the user application. These values are transferred from the shadow registers to the PHASEx and SPHASEx registers on an Independent Time Base Reset. The actual application of these phase offsets on the PWM output will occur on a Master Time Base Reset.

Figure 50-13 shows the timing diagram that illustrates how these events are generated.

The phase offset value can be any value between zero and the value in the PTPER register. Any PHASEx or SPHASEx value greater than the period value will be treated as a value equal to the period. It is not possible to create phase shifts greater than the period.

Figure 50-13: Phase Shift Waveforms



Note: Operation of high-speed PWM module with independent time base is controlled by the master time base.

Example 50-15: PWM Phase Shift Initialization

```
/* Initialize phase shift value for the PWM output */
/* Phase shifts are initialized when operating in Master Time Base */

PHASEx = 100; // Primary phase shift value of 104 ns

SPHASEx = 100; // Secondary phase shift value of 104 ns
```

The bit resolution of the PWM duty cycle, phase and dead time, with respect to different input clock prescaler selections, is shown in Table 50-2.

Table 50-2: Duty Cycle, Phase, Dead-Time Bit Resolution vs. Prescaler Selection

PWM Clock Prescaler	Bit Resolution						
	64 ns	32 ns	16 ns	8 ns	4 ns	2 ns	1 ns
1:1	bit 6	bit 5	bit 6	bit 3	bit 2	bit 1	bit 0
1:2	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	—
1:4	bit 4	bit 3	bit 2	bit 1	bit 0	—	—
1:8	bit 3	bit 2	bit 1	bit 0	—	—	—
1:16	bit 2	bit 1	bit 0	—	—	—	—
1:32	bit 1	bit 0	—	—	—	—	—
1:64	bit 0	—	—	—	—	—	—

50.7 PWM TRIGGER

For the ADC module, the TRIGx and STRIGx registers specify the triggering point for the PWMxH and PWMxL outputs, respectively. An ADC trigger signal will be generated when the Independent Time Base Counter (PTMRx or STMRx) register value matches the specified TRIGx or STRIGx register value.

The TRGDIV<3:0> bits in the TRGCONx register act as a postscaler for the TRIGx register to generate ADC triggers. This allows the trigger signal to the ADC to be generated once for every 1, 2, 3.... and 16 trigger events. These bits specify how frequently the ADC trigger is generated.

Each PWM generator has Trigger Postscaler Start Enable Select (TRGSTRT<5:0>) bits in the PWM Trigger Control (TRGCONx<5:0>) register that specify how many PWM cycles to wait before generating the first ADC trigger.

Figure 50-14 shows the logic for ADC triggering by the high-speed PWM module.

Figure 50-14: PWM Trigger for Analog-to-Digital Conversion



Depending on the settings of the TRGDIV<3:0> and TRGSTRT<5:0> bits, triggers are generated at different PWM intervals, as shown in Figure 50-15 through Figure 50-22.

Note:	A trigger can only be generated on the first PWM interval when the TRGDIV<3:0> bits are set to '0'.

Figure 50-15: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 0, TRGSTRT = 0)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-16: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 0, TRGSTRT = 1)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-17: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 0, TRGSTRT = 2)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-18: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 1, TRGSTRT = 0)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-19: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 1, TRGSTRT = 1)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-20: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 2, TRGSTRT = 0)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-21: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 2, TRGSTRT = 2)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

Figure 50-22: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 2, TRGSTRT = 3)



Note 1: This trigger is offset by 8 counts (TRIGx = 8).

The trigger divider allows the user application to tailor the ADC sample rates to the requirements of the control loop.

When the Dual Trigger Mode (DTM) bit in the TRGCONx register is set to '1', the ADC TRIGx output is a Boolean OR of the ADC trigger pulses for the TRIGx and the STRIGx time base comparisons.

The DTM mode of operation allows the user application to take two ADC samples on the same pin within a single PWM cycle.

If ADC triggers are generated at a rate faster than the rate that the ADC can process, the operation may result in loss of some samples. However, the user application can ensure that the time it provides is enough to complete two ADC operations within a single PWM cycle.

The trigger pulse is generated regardless of the state of the Trigger Interrupt Enable (TRGIEN) bit in the PWM Control (PWMCONx<10>) register. If the TRGIEN bit in the PWMCONx register is set to '1', an interrupt request is generated.

Note:	The secondary trigger comparison does not generate interrupts regardless of the state of the DTM bit.

Example 50-16: Independent PWM ADC Triggering

```
/* Independent PWM ADC triggering */

TRIG1 = 1248;             // Point at which the ADC module is to be triggered by primary PWM
STRIG1 = 2496;            // Point at which the ADC module is to be triggered by secondary PWM

TRGCON1bits.TRGDIV = 0; // Trigger output divider set to trigger ADC on every trigger match event
TRGCON1bits.DTM = 1;      // Primary and Secondary triggers combined to create ADC trigger
TRGCON1bits.TRGSTRT = 4;  // First ADC trigger event occurs after four trigger match events

PWMCON1bits.TRGIEN = 1;              // Trigger event generates an interrupt request
while (PWMCON1bits.TRGSTAT = = 1);   // Wait for ADC interrupt status change
```

Note: The TRGSTAT bit is only cleared by clearing the TRGIEN bit. It is not cleared automatically.

Figure 50-23: Effect of Phase Shift on PWM Triggers



When phase shifting the PWM signal, the PWM timer value is updated to reflect the new phase value. There is a possibility of missing trigger events when changing the phase from a smaller value to a larger value. The user application must ensure that this does not affect any control loop execution.

50.8 PWM INTERRUPTS

The high-speed PWM module can generate interrupts based on internal timing signals or external signals through the current-limit and Fault inputs. The primary and secondary master time base modules can generate an interrupt request when a specified event occurs. Each PWM generator module provides its own interrupt request signal to the interrupt controller. The interrupt for each PWM generator is a Boolean OR of the trigger event interrupt request, the current-limit input event or the Fault input event for that module.

Besides four interrupt request signals, the interrupt controller receives an interrupt request signal from the primary time base on special events.

The four interrupt requests coming from each PWM generator are called individual PWM interrupts. The Interrupt Request (IRQ) for each one of these individual interrupts can come from the PWM individual trigger, PWM Fault logic or PWM current-limit logic. Each PWM generator has a PWM interrupt flag in an IFSx register. When an interrupt request is generated by any of the above sources, the PWM interrupt flag associated with the selected PWM generator is set.

If more than one IRQ source is enabled, the interrupt source is determined using the user application by checking the TRGSTAT, FLTSTAT and CLSTAT bits in the PWMCONx register.

50.8.1 PWM Time Base Interrupts

In each PWM generator, the high-speed PWM module can generate interrupts based on the master time base and/or the individual time base. The Special Event Comparison (SEVTCMP/SSEVTCMP) registers specify timer-based interrupts for the primary and secondary time base, and the TRIGx register specifies timer-based interrupts for the individual time bases.

The primary and secondary time base special event interrupt is enabled via the Special Event Interrupt Enable (SEIEN) bit in the PWM Time Base Control (PTCON<11>/STCON<11>) registers. In each PWM generator, the individual time base interrupts generated by the trigger logic are controlled by the Trigger Interrupt Enable (TRGIEN) bit in the PWM Control (PWMCONx<10>) register.

Note:	When an appropriate match condition occurs, the Special Event Trigger signal and the individual PWM trigger pulses to the ADC are always generated regardless of the setting of their respective interrupt enable bits.

50.9 PWM OPERATING MODES

This section describes the following operation modes, which are supported by the high-speed PWM module.

- Push-Pull Output mode
- Complementary Output mode
- Redundant Output mode
- Independent Output mode

These operating modes can be selected using the PWM I/O Pin Mode (PMOD<1:0>) bits in the PWM I/O Control (IOCONx<11:10>) register.

50.9.1 Push-Pull PWM Mode

In Push-Pull mode, the PWM outputs are alternately available on the PWMxH and PWMxL pins. Some typical applications of Push-Pull mode are provided in **Section 50.17 "Application Information"**.

Figure 50-24 shows PWM outputs in the Push-Pull PWM mode.

Figure 50-24: Push-Pull PWM Mode



50.9.2 Complementary PWM Mode

In Complementary PWM mode, the PWM output, PWMxH, is the complement of the PWMxL output. Some typical applications of Complementary PWM mode are provided in **Section 50.17 "Application Information"**.

Figure 50-25 shows the PWM outputs when the module operates in Complementary PWM mode.

Figure 50-25: Complementary PWM Mode



Note: Positive dead time is shown.

50.9.3 Redundant PWM Output Mode

In Redundant PWM Output mode, the high-speed PWM module has the ability to provide two copies of a single-ended PWM output signal per PWM pin pair (PWMxH, PWMxL). This mode uses the PDCx register to specify the duty cycle. In this output mode, the two PWM output pins will provide the same PWM signal unless the user application specifies an override value.

Figure 50-26 shows the Redundant PWM Output mode.

Figure 50-26: Redundant PWM Output Mode



Table 50-3 provides PWM register functionality for the PWM modes.

Table 50-3: Complementary, Push-Pull and Redundant Output Mode Register Functionality

Time Base	Master Time Base		Independent Time Base Shared Time Base	
Function	**PWMxH**	**PWMxL**	**PWMxH**	**PWMxL**
PWM Period	PTPER	PTPER	PHASEx	PHASEx
PWM Duty Cycle	MDC	MDC	MDC/PDCx(1)	MDC/SDCx(1)
PWM Phase Shift	PHASEx	PHASEx	N/A	N/A
ADC Trigger	SEVTCMP/TRIGx(2)	SEVTCMP/TRIGx(2)	TRIGx	TRIGx

Note 1: In the independent time base, the PWMxH duty cycle is controlled by either MDC or PDCx, and the PWMxL duty cycle is controlled by MDC or SDCx.

2: In the master time base, the ADC can be triggered by either the SEVTCMP or TRIGx register.

50.9.4 True Independent PWM Output Mode

In True Independent PWM Output mode, the PWM outputs (PWMxH and PWMxL) can have different duty cycles and are phase shifted relative to each other. The PDCx register specifies the duty cycle for the PWMxH output. The SDCx and SPHASEx registers specify the duty cycle and phase shift for the PWMxL output. This mode can be configured by having ITB = 0 and PMOD = 3. If ITB = 1 and PMOD = 3, the two PWM outputs are operating in the true independent time period and duty cycle. This mode of operation is referred to as True Independent mode. The output of the PHASEx and PDCx registers and ITB = 1 control the PWM period and duty cycle of the PWMxH output.

Note:	In True Independent mode, the PWM signals may not be phase related to each other.

Figure 50-27: Independent PWM Output Mode



Example 50-17: PWM Output Pin Mode Selection

```
/* Select PWM I/O pin Mode – Choose one of the following output modes */

IOCON1bits.PMOD = 0; // For Complementary Output mode

IOCON1bits.PMOD = 1; // For Redundant Output mode

IOCON1bits.PMOD = 2; // For Push-Pull Output mode

IOCON1bits.PMOD = 3; // For True Independent Output mode
```

Table 50-4 provides PWM register functionality for the Independent Output mode.

Table 50-4: Independent Output Mode Register Functionality

Time Base	Primary Master Time Base(5)		Secondary Master Time Base(5)		Independent Time Base Shared Time Base	
Function	**PWMxH**	**PWMxL**	**PWMxH**	**PWMxL**	**PWMxH**	**PWMxL**
PWM Period	PTPER	PTPER	STPER	STPER	PHASEx	SPHASEx(4)
PWM Duty Cycle	MDC	MDC	MDC	MDC	MDC/PDCx(1)	MDC/SDCx(1)
PWM Phase Shift	PHASEx	SPHASEx	PHASEx	SPHASEx	N/A	N/A
ADC Trigger	SEVTCMP/ TRIGx(2)	SEVTCMP/ TRIGx(2)	SSEVTCP/ TRIGx(3)	SSEVTCMP/ TRIGx(3)	TRIGx	TRIGx

Note 1: In the Independent output base, the PWMxH duty cycle is controlled by either MDC or PDCx, and the PWMxL duty cycle is controlled by MDC or SDCx.

2: In the primary master time base, the ADC can be triggered by either the SEVTCMP or TRIGx register.

3: In the secondary master time base, the ADC can be triggered by either the SSEVTCMP or TRIGx register.

4: The SPHASEx register is only used in Independent Output mode.

5: If the MTBS (PWMCONx<3>) bit is '0', the PWM generator uses the primary master time base for synchronization and as the clock source for the PWM generation logic. If the MTBS bit is '1', the PWM generator uses the secondary master time base for synchronization and as the clock source for the PWM generation logic (if the secondary time base is available).

50.10 PWM FAULT PINS

The key functions of the PWM Fault input pins are as follows:

- Each PWM generator can select its own Fault input source from a selection of up to 32 Fault and current-limit pins.
- Each PWM generator has control bits (FLTSRC<4:0>) in the Fault Current-Limit Control (FCLCONx<7:3>) register. These bits specify the source for its Fault input signal.
- Each PWM generator has the Fault Interrupt Enable (FLTIEN) bit in the PWM Control (PWMCONx<12>) register. This bit enables the generation of Fault interrupt requests.
- Each PWM generator has an associated Fault Polarity (FLTPOL) bit in the PWM Fault Current-Limit Control (FCLCONx<2>) register. This bit selects the active state of the selected Fault input.
- Upon occurrence of a Fault condition, the PWMxH and PWMxL outputs can be forced to one of the following states:
  - If the Independent Fault Mode (IFLTMOD) bit is enabled, the FLTDAT<1:0> (high/low) bits in the PWM I/O Control (IOCONx<5:4>) register provide data values to be assigned to the PWMxH and PWMxL outputs.
  - In the Fault mode, the FLTDAT<1:0> (high/low) bits provide the data values to be assigned to the PWMxH and PWMxL outputs.

The following list describes major functions of the Fault input pin:

- A Fault can override the PWM outputs. The Fault Override Data (FLTDAT<1:0>) bits in the IOCONx register can have a value of either '0' or '1'. If FLTDAT is set to '0', it is processed asynchronously to enable the immediate shutdown of the associated power transistors in the application circuit. If FLTDAT is set to '1', it is processed by the dead-time logic and then applied to the PWM outputs.
- The Fault signals can generate interrupts. The FLTIEN bit in the PWMCONx register controls the Fault interrupt signal generation. The user application can specify interrupt signal generation even if the FLTMOD bits disable the Fault override function. This allows the Fault input signal to be used as a general purpose external interrupt request signal.
- The Fault input signal can be used as a trigger signal to the ADC, which initiates an ADC conversion process. The ADC trigger signals are always active regardless of the state of the high-speed PWM module, the FLTMOD bits or the FLTIEN bit.

The FLTx pins are normally active-high. The FLTPOL bit in the FCLCONx register, when set to '1', inverts the selected Fault input signal; therefore, these pins are set as active-low.

The Fault pins are also readable through the port I/O logic when the high-speed PWM module is enabled. This allows the user application to poll the state of the Fault pins in software.

The comparator outputs are directly connected to the PWM Fault inputs (1 to 8), as shown in Figure 50-28.

Figure 50-28: PWM Fault Control Module Block Diagram



Note: For more information on the available analog comparator outputs and Fault pins, refer to the specific device data sheet.

50.10.1 Fault Interrupts

The FLTIEN bit in the PWMCONx register determines whether an interrupt will be generated when the FLTx input is asserted high. The FLTDAT<1:0> (high/low) bits supply the data values to be assigned to the PWMxH and PWMxL pins in case of a Fault.

The PWM Fault states are available on the Fault Interrupt Status (FLTSTAT) bit in the PWM Control (PWMCONx<15>) register. The FLTSTAT bit displays the Fault IRQ latch. If Fault interrupts are not enabled, the FLTSTAT bit displays the status of the selected FLTx input in positive logic format. When the Fault input pins are not used in association with a PWM generator, these pins can be used as general purpose I/O or interrupt input pins.

In addition to its operation as the PWM logic, the Fault pin logic can also operate as an external interrupt pin. If the Faults are not allowed to affect the PWM generators in the FCLCONx register, the Fault pin can be used as a general purpose interrupt pin.

50.10.1.1 FAULT INPUT PIN MODES

The Fault input pin has two modes of operation:

- **Latched mode:** In Latched mode, the PWM outputs follow the states defined in the FLTDAT bits in the IOCONx register when the Fault pin is asserted. The PWM outputs remain in this state until the Fault pin is deasserted and the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs return to normal operation at the beginning of the next PWM cycle boundary. If the Fault Interrupt Status (FLTSTAT) bit in the PWM Control (PWMCONx<15>) register is cleared before the Fault condition ends, the high-speed PWM module waits until the Fault pin is no longer asserted. Software can clear the FLTSTAT bit by writing '0' to the Fault Interrupt Status Enable bit, FLTIEN (PWMCONx<12>).
- **Cycle-by-Cycle mode:** In Cycle-by-Cycle mode, the PWM outputs remain in the deasserted PWM state as long as the Fault input pin remains asserted. In Complementary PWM Output mode, PWMxH is low (deasserted) and PWMxL is high (asserted). After the Fault pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle.

The operating mode for each Fault input pin is selected using the Fault Mode (FLTMOD) control bits in the PWM Fault Current-Limit Control (FCLCONx<1:0>) register.

50.10.2 Fault Entry

With respect to the device clock signals, the PWM pins always provide asynchronous response to the Fault input pins. Therefore, if '0' is deasserted, the FLTDAT bits will immediately deassert the associated PWM output, and if the specified FLTDAT bits are asserted (set to '1'), the FLTDAT bits are processed by the dead-time logic prior to being output as a PWM signal.

Refer to **Section 50.12.4 "Fault and Current-Limit Override Logic Issues with Dead-Time Logic"**, for more information on data sensitivity and behavior in response to current-limit or Fault events.

50.10.3 Fault Exit

After a Fault condition has ended, the PWM signals must be restored at a PWM cycle boundary to ensure proper synchronization of PWM signal edges and manual signal overrides. The next PWM cycle begins when the PTMR value is zero.

If Cycle-by-Cycle Fault mode is selected, the Fault is automatically reset on every PWM cycle. No additional coding is needed to exit the Fault condition.

For the Latched Fault mode, however, the following sequence must be followed to exit the Fault condition:

1. Poll the PWM Fault source to determine if the Fault signal has been deasserted.
2. If the PWM Fault interrupt is *not* enabled, skip the following substeps and proceed to step 3. If the PWM Fault interrupt is enabled, perform the following substeps and then proceed to step 4.
   a) Complete the PWM Fault Interrupt Service Routine.
   b) Disable the PWM Fault interrupt by clearing the FLTIEN bit in the PWMCONx register.
   c) Enable the PWM Fault interrupt by setting FLTMOD<1:0> = `0b00` in the FCLCONx register.
3. Disable PWM Faults by setting FLTMOD<1:0> = `0b00` in the FCLCONx register.
4. Enable the Latched PWM Fault mode by setting FLTMOD<1:0> = `0b00` in the FCLCONx register.

50.10.4 Fault Exit with PWM Module Disabled

There is a special case for exiting a Fault condition when the PWM module is disabled (PTEN = `0`). When a Fault input is programmed for Cycle-by-Cycle mode, the PWM outputs are immediately restored to normal operation when the Fault input pin is deasserted. The PWM outputs should return to their default programmed values (the time base is disabled, so there is no reason to wait for the beginning of the next PWM cycle). When a Fault input is programmed for Latched mode, the PWM outputs are restored immediately when the Fault input pin is deasserted and the FLTSTAT bit has been cleared in software.

50.10.5 Fault Pin Software Control

The Fault pin can be controlled manually in software. Since the Fault input is shared with a GPIO port pin, this pin can be configured as an output by clearing the corresponding TRIS bit. When the port bit for the pin is set, the Fault input will be activated.

50.10.6 PWM Current-Limit Pins

The key functions of the PWM current-limit pins are as follows:

- Each PWM generator can select its own current-limit input source, up to 32, and current-limit pins.
- Each PWM generator has (CLSRC<4:0>) control bits in the Fault Current-Limit Control (FCLCONx<14:10>) register. These bits specify the source for its Fault input signal or the Dead-Time Compensation (DTCMPx) input signal.
- Each PWM generator has a corresponding Current-Limit Interrupt Enable (CLIEN) bit in the PWM Control (PWMCONx<11>) register. This bit enables the generation of current-limit interrupt requests.
- Each PWM generator has an associated Current-Limit Polarity (CLPOL) bit in the PWM Fault Current-Limit Control (FCLCONx<9>) register.
- Upon occurrence of a current-limit condition, the outputs of the PWMxH and PWMxL generator change to one of the following states:
  - In the Independent Fault mode of the IFLTMOD bit, the CLDAT<1:0> bits are not used for override functions.
  - In the Current-Limit Mode (CLMOD) mode, the current-limit function is enabled. The CLDAT<1:0> (high/low) bits supply the data values to be assigned to the PWMxH and PWMxL outputs.

The major functions of the current-limit pin are as follows:

- A current-limit event can override the PWM outputs. The Current-Limit Override Data (CLDAT<1:0>) bits in the PWM I/O Control (IOCONx<3:2>) register can have a value of either '0' or '1'. If the CLDAT bits are set to '0', it is processed asynchronously to enable immediate shutdown of the associated power transistors in the application circuit. If the CLDAT bits are set to '1', it is processed by the dead-time logic and then applied to the PWM outputs.
- The current-limit signals can generate interrupts. The Current-Limit Interrupt Enable (CLIEN) bit in the PWM Control (PWMCONx<11>) register controls the current-limit interrupt signal generation. The user application can specify interrupt generation even if the Current-Limit Mode (CLMOD) enable bit in the PWM Fault Current-Limit Control (FCLCONx<8>) register disables the current-limit override function. This allows the current-limit input signal to be used as a general purpose external interrupt request signal.
- The current-limit input signal can be used as a trigger signal to the ADC, which initiates an ADC conversion process. The ADC trigger signals are always active regardless of the state of the high-speed PWM module, the FLTMOD bits or the FLTIEN bit.
- A current-limit signal resets the time base for the affected PWM generator when the following occur:
  - The Current-Limit Mode (CLMOD) enable bit for the PWM generator is '0'
  - The External PWM Reset (XPRES) control bit in the PWMCONx register is '1'
  - The PWM generator is in the Independent Time Base (ITB = 1) mode

This behavior is called Current Reset mode, which is used in some Power Factor Correction (PFC) applications.

Figure 50-29 shows the current-limit inputs available and the connections to the analog comparators.

Figure 50-29: PWM Current-Limit Control Circuit Logic Diagram



50.10.7 Current-Limit Interrupts

The state of the PWM current-limit conditions is available on the Current-Limit Interrupt Status (CLSTAT) bit in the PWM Control (PWMCONx<14>) register. The CLSTAT bit displays the current-limit IRQ flag if the CLIEN bit is set. If current-limit interrupts are not enabled, the CLSTAT bit displays the status of the selected current-limit inputs in positive logic format. When the current-limit input pin associated with a PWM generator is not used, these pins can be used as general purpose I/Os or interrupt input pins.

The current-limit pins are normally active-high. If set to '1', the CLPOL bit in the FCLCONx register inverts the selected current-limit input signal and drives the signal into an active-low state.

The interrupts generated by the selected current-limit signals are combined to create a single interrupt request signal. This signal is sent to the interrupt controller, which has its own interrupt vector, interrupt flag bit, interrupt enable bit and interrupt priority bits associated with it.

The Fault pins are also readable through the port I/O logic when the high-speed PWM module is enabled. This capability allows the user application to poll the state of the Fault pins in software.

50.10.8 Simultaneous PWM Faults and Current Limits

The current-limit override function, if enabled and active, forces the PWMxH and PWMxL pins to read the values specified by the CLDAT bits in the PWM I/O Control (IOCONx<3:2>) register unless the Fault function is enabled and active. If the selected Fault input is active, the PWMxH and PWMxL outputs read the values specified by the FLTDAT bits in the PWM I/O Control (IOCONx<5:4>) register.

50.10.9 PWM Fault and Current-Limit Trigger Outputs to ADC

The current-limit and Fault source selection (CLSRC<4:0> and FLTSRC<4:0>) bits in the PWM Fault Current-Limit Control (FCLCONx<14:10> and FCLCONx<7:3>) register control the Fault selection to each PWM generator module. The control multiplexers select the desired Fault and current-limit signals for their respective modules. The selected Fault and current-limit signals, which are also available to the ADC module as trigger signals, initiate ADC sampling and conversion operations.

Example 50-18: PWM Fault, Current-Limit and Leading-Edge Blanking Configuration

```
/* PWM Fault, Current-Limit, and Leading-Edge Blanking Configuration */

FCLCON1bits.IFLTMOD = 0;    // CLDAT bits control PWMxH and FLTDAT bits control PWMxL
FCLCON1bits.CLSRC = 0;      // Current-limit input source is Analog Comparator 1
FCLCON1bits.FLTSRC = 3;     // Fault input source is Analog Comparator 4

FCLCON1bits.CLPOL = 1;      // Current-limit source is active-low
FCLCON1bits.FLTPOL = 1;     // Fault Input source is active-low

FCLCON1bits.CLMOD = 1;      // Enable current-limit function
FCLCON1bits.FLTMOD = 1;     // Enable Cycle-by-Cycle Fault mode

IOCON1bits.FLTDAT = 0;      // PWMxH and PWMxL are driven inactive on occurrence of fault

IOCON1bits.CLDAT = 0;       // PWMxH and PWMxL are driven inactive on occurrence of current-limit

LEBCON1bits.PHR = 1;        // Rising edge of PWMxH will trigger LEB counter
LEBCON1bits.PHF = 0;        // Falling edge of PWMxH is ignored by LEB counter
LEBCON1bits.PLR = 1;        // Rising edge of PWMxL will trigger LEB counter
LEBCON1bits.PLF = 0;        // Falling edge of PWMxL is ignored by LEB counter
LEBCON1bits.FLTLEBEN = 1;   // Enable fault LEB for selected source
LEBCON1bits.CLLEBEN = 1;    // Enable current-limit LEB for selected source

PWMCON1bits.XPRES = 0;      // External pins do not affect PWM time base reset
PWMCON1bits.FLTIEN = 1;     // Enable fault interrupt
PWMCON1bits.CLIEN = 1;      // Enable current-limit interrupt

while (PWMCON1bits.FLTSTAT == 1); // Wait when fault interrupt is pending
while (PWMCON1bits.CLSTAT == 1);      // Wait when current-limit interrupt is pending
```


50.11 SPECIAL FEATURES

The following special features are available in the high-speed PWM module:

- Enhanced Leading-Edge Blanking (LEB)
- Individual time base capture
- PWM pin swapping
- PWM output pin control and override
- PWM immediate update
- Dead-time compensation
- Chop mode

50.11.1 Enhanced Leading-Edge Blanking (LEB)

Often in an application circuit, the PWM outputs control power transistors that generate very large voltages and/or currents, which may overwhelm other circuitry, such as analog comparators that may be monitoring for low-level signals. By ignoring the current-limit and/or Fault inputs during periods of high interference, the enhanced LEB feature can simplify or reduce the cost of the application design.

Each PWM generator supports enhanced LEB of the current-limit and Fault inputs through the LEB (LEBDLYx<11:3>) bits in the Leading-Edge Blanking Delay register and the PHR (LEBCONx<15>), PHF (LEBCONx<14>), PLR (LEBCONx<13>), PLF (LEBCONx<12>, FLTLEBEN (LEBCONx<11>) and CLLEBEN (LEBCONx<10>) bits in the Leading-Edge Blanking Control register. The purpose of LEB is to mask the transients that occur on the application printed circuit board when the power transistors are turned ON and OFF.

The LEB bits are edge-sensitive. The LEB bits support the blanking (ignoring) of the current-limit and Fault inputs for a period of 0 to 4096 ns, in 8.4 ns increments (at the maximum PWM clock rate), following any specified rising or falling edge of the PWMxH and PWMxL signals.

The PHR, PHF, PLR and PLF bits select the edge type of the PWMxH and PWMxL signals, which starts the blanking timer. If a new selected edge triggers the LEB timer while the timer is still active from a previously selected PWM edge, the timer reinitializes and continues counting. The FLTLEBEN and CLLEBEN bits enable the application of the blanking period to the selected Fault and current-limit inputs.

Additionally, in the enhanced LEB function, it is possible to specify periods of time where the current-limit and/or Fault signal is entirely ignored. The BCH, BCL, BPHH, BPHL, BPLH and BPLL bits in the LEBCONx register select the PWMxH, PWMxL and/or CHOP clock signals as the source of the state blanking function. It is also possible to blank the selected Fault or current-limit signal when the PWMxH output is high and/or low, and if the PWMxL is high and/or low. The BLANKSEL<3:0> bits in the AUXCONx register select the PWM generator used as the blanking signal source.

Figure 50-30 provides an example of leading-edge blanking.

Figure 50-30: Leading-Edge Blanking



50.11.2 Dead-Time Compensation

In AC motor control applications, when the dead time is applied to the PWM signals, the transistors are disabled. During the dead time, motor current continues to flow through the recirculating diodes, but the applied voltage is zero. The zero applied voltage during dead time causes a distortion of the desired voltage waveform and subsequently, a motor current distortion. This distortion causes torque variations that can affect the stability of the control system and the performance of the motor. When Dead-Time Compensation mode is selected via the DTC<1:0> bits in the PWMCONx register, an external input signal, DTCMPx, will cause the value in the DTRx register to be added to, or subtracted from, the duty cycle specified by the MDC/PDCx registers. The ALTDTRx register will specify the dead-time period for both the PWMxH and PWMxL output signals. Dead-time compensation is available only for Positive Dead-Time mode. Negative dead times are not supported with compensation. Figure 50-31shows the dead-time compensation timing diagram.

Figure 50-31: Dead-Time Compensation



Note:	Dead-time compensation only applies to Complementary PWM Output mode. Specifying dead-time compensation in any other PWM Output mode will yield unpredictable results.

50.11.3 Chop Mode

Many power control applications use transistor configurations that require an isolated transistor gate drive. An example is a three-phase “H-bridge” configuration, where the upper transistors are at an elevated electrical potential.

One method to achieve an isolated gate drive circuit is to use pulse transformers to couple the PWM signals across a galvanic isolation barrier to the transistors. Unfortunately, in applications that use either long duty cycle ratios, or slow PWM frequencies, the transformer’s low-frequency response is poor. The pulse transformer cannot pass a long duration PWM signal to the isolated transistor(s). If the PWM signals are “chopped” or gated by a high-frequency clock signal, the high-frequency alternating signal easily passes through the pulse transformer. The chopping frequency is typically hundreds or thousands of times higher in frequency as compared to the PWM frequency. The higher the chopping (carrier) frequency relative to the PWM frequency, the more the PWM duty cycle resolution is preserved.

Figure 50-32 shows an example waveform of high-speed PWM chopping. In this example, a 20 kHz PWM signal is chopped with a 500 kHz carrier generated by the chop clock.

Figure 50-32: High-Frequency PWM Chopping



Note: Not drawn to scale.

The chopping function performs a logical AND operation of the PWM outputs. Because of the finite period of the chopping clock, the resultant PWM duty cycle resolution is limited to one half of the chop clock period.

The CHOP register enables the user to specify a chopping clock frequency. The CHOP value specifies a PWM clock divide ratio. The chop clock divider operates at the PWM clock frequency specified by the PWM Clock Divider Select (PCLKDIV<2:0>) bits in the PTCON2 register. The CHPCLKEN bit in the CHOP register enables the chop clock generator.

The CHOPHEN and CHOPLEN bits in the AUXCONx register enable the chop clock to be applied to the PWM outputs. The CHOPSEL<3:0> bits in the AUXCONx register select the desired source for the chop clock. The default selection is the chop clock generator controlled by the CHOP register. The CHOPSEL<3:0> bits enable the user to select other PWM generators as a chop clock source.

If the CHOPHEN or CHOPLEN bits are set in the AUXCONx register, the chopping function is applied to the PWM output signals after the current-limit and Fault functions are applied to the PWM signal. The CHPCLK signal is available for output from the module for use as an output signal for the device.

Normally, the chopping clock frequency is higher than the PWM cycle frequency, but new applications can use chop clock frequencies that are much lower than the PWM cycle frequency. Figure 50-33 shows a low-frequency PWM chopping waveform. In this figure, another PWM generator operating at a lower frequency chops or “blanks” the PWM signal.

Figure 50-33: Low-Frequency PWM Chopping



Note: Not drawn to scale.

50.11.4 Individual Time Base Capture

Each PWM generator has a PWMCAPx register that automatically captures the independent time base counter value when the rising edge of the current-limit signal is detected. This feature is active only after the application of the LEB function. The user application should read the register before the next PWM cycle causes the Capture register to be updated again.

The Capture register is used in Current mode control applications that use the analog comparators or external circuitry to terminate the PWM duty cycle or period. By reading the independent time base value at the current threshold, the user application can calculate the slope of the current rise in the inductor. The secondary independent time base does not have an associated Capture register.

50.11.5 PWM Pin Swapping

The SWAP bit in the IOCONx register, if set to '1', enables the user application to connect the PWMxH signal to the PWMxL pin and the PWMxL signal to the PWMxH pin. If the SWAP bit is set to '0', the PWM signals are connected to their respective pins.

To perform the swapping function on the PWM cycle boundaries, the OSYNC (IOCONx<0>) bit must be set. If the user application changes the state of the SWAP (IOCONx<1>) bit when the module is operating and the OSYNC bit is clear, the SWAP function will attempt to execute in the middle of a PWM cycle and the operation will yield unpredictable results.

The SWAP function should be executed prior to the application of dead time. Dead-time processing is required since execution of switch function may enable the transistors in the user application that are previously in disable state, possibly causing current shoot-through.

The SWAP feature is useful for the applications that support multiple switching topologies with a single application circuit board. It also enables the user application to change the transistor modulation scheme in response to changing conditions.

The SWAP function can be implemented by using either of the following methods:

- **Dynamic Swapping:** In the dynamic swapping, the state of the SWAP bit can be changed dynamically based on the system response (e.g., SMPS power control).
- **Static Swapping:** In static swapping, the SWAP bit is set during the start-up configuration and remains unchanged during the program execution or on-the-fly (e.g., motor control).

50.11.5.1 EXAMPLE 1: PIN SWAPPING WITH SMPS POWER CONTROL

The SMPS power control example describes dynamic swapping. In power conversion applications, the transistor modulation technique can be changed between the full-bridge Zero Voltage Transition (ZVT) and standard full-bridge “on-the-fly” transition to meet different load and efficiency requirements. As shown in Figure 50-34, the generic full-bridge converter can operate in Push-Pull mode. The transistors are configured as follows:

- Q1 = Q4
- Q2 = Q3

The generic full-bridge converter can also operate in a ZVT mode. The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2H
- Q4 = PWM2L

Figure 50-34: SMPS Power Control



50.11.5.2 EXAMPLE 2: PIN SWAPPING WITH MOTOR CONTROL

The motor control example describes static swapping. Consider a generic motor control system, which is capable of driving two different types of motors, such as DC motors and three-phase AC induction motors.

Brushed DC motors typically use a full-bridge transistor configuration, as shown in Figure 50-35. The Q1 and Q4 transistors are driven with similar waveforms, while the Q2 and Q3 transistors are driven with the complementary waveforms. This is also known as “driving the diagonals”. Note that the Q5 and Q6 transistors are not used in a brushed DC motor.

The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2L
- Q4 = PWM2H

Figure 50-35: Motor Control



When compared to the DC motor, an AC induction motor uses all the transistors in the full-bridge configuration. However, the significant difference is that the transistors are now driven as three half-bridges, where the upper transistors are driven by the PWMxH outputs and the lower transistors are driven by the PWMxL outputs.

The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2H (note the difference with DC motors)
- Q4 = PWM2L (note the difference with DC motors)
- Q5 = PWM3H
- Q6 = PWM3L

Example 50-19: PWM Pin Swapping

```
/* PWM Pin Swapping feature */

IOCON1bits.SWAP = 1;    // PWMxH output signal is connected to the PWMxL pin
                        // and vice versa
```

50.12 PWM OUTPUT PIN CONTROL

If the high-speed PWM module is enabled, the priority of the PWMxH/PWMxL pin ownership, from lowest to highest priority, is as follows:

- PWM generator (lowest priority)
- Swap function
- PWM output override logic
- Current-limit override logic
- Fault override logic
- PTEN (GPIO/PWM) ownership (highest priority)

If the high-speed PWM module is disabled, the GPIO module controls the PWMx pins.

Example 50-20: PWM Output Pin Assignment

```
/* PWM Output pin control assigned to PWM generator */
IOCON1bits.PENH = 1;
IOCON1bits.PENL = 1;
```

Example 50-21: PWM Output Pins State Selection

```
/* High and Low switches set to active-high state */
IOCON1bits.POLH = 0;
IOCON1bits.POLL = 0;
```

Example 50-22: Enabling the High-Speed PWM Module

```
/* Enable High-Speed PWM module */

PTCONbits.PTEN = 1;
```

50.12.1 PWM Output Override Logic

The PWM output override feature is used to drive the individual PWM outputs to a desired state based on system requirements. The output can be driven to both the active state as well as the inactive state. The high-speed PWM module override feature has the priority as assigned in the list above. All control bits associated with the PWM output override function are contained in the IOCONx register. If the PENH (IOCONx<15>) and PENL (IOCONx<14>) bits are set, the high-speed PWM module controls the PWMx output pins. The PWM output override bits allow the user application to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units.

The OVRDAT<1:0> bits in the PWM I/O Control (IOCONx<7:6>) register determine the state of the PWM I/O pins when a particular output is overridden by the OVRENH (IOCONx<9>) and OVRENL (IOCONx<8>) bits.

The OVRENH and OVRENL bits are active-high control bits. When these bits are set, the corresponding OVRDAT bit overrides the PWM output from the PWM generator.

When the PWM is in Complementary PWM Output mode, the dead-time generator is still active with overrides. The output overrides and Fault overrides generate control signals used by the dead-time unit to set the outputs as requested. Dead-time insertion can be performed when the PWM channels are overridden manually.

50.12.2 Override Priority

When the PENH and PENL bits are set, the following priorities apply to the PWM output:

1. If a Fault is active, the Fault Override Data (FLTDAT<1:0>) bits override all other potential sources and set the PWM outputs.
2. If a Fault is not active, but a current-limit event is active, the CLDAT<1:0> (IOCONx<3:2>) bits are selected as the source to set the PWM outputs.
3. If neither a Fault nor a current-limit event is active, and a user override enable bit is set to OVRENH and OVRENL, the associated OVRDAT<1:0> (IOCONx<7:6>) register bits set the PWM output.
4. If no override conditions are active, the PWM signals generated by the time base and duty cycle comparator logic are the sources that set the PWM outputs.

50.12.3 Override Synchronization

If the OSYNC bit in the PWM I/O Control (IOCONx<0>) register is set, the output overrides performed by the OVRENH (IOCONx<9>), OVRENL (IOCONx<8>) and OVRDAT<1:0> (IOCONx<7:6>) bits are synchronized to the PWM time base. Synchronous output overrides occur when the time base is zero. If PTEN = 0, meaning the PWM timer is not running, writes to IOCONx take effect on the next TCY boundary.

50.12.4 Fault and Current-Limit Override Logic Issues with Dead-Time Logic

In the event of a Fault and current-limit condition, the data in the FLTDAT<1:0> (IOCONx<5:4>) or CLDAT<1:0> (IOCONx<3:2>) bits determine the state of the PWM I/O pins.

If any of the FLTDAT<1:0> (IOCONx<5:4>) or CLDAT<1:0> (IOCONx<3:2>) bits are ‘0’, the PWMxH and/or PWMxL outputs are driven low immediately, bypassing the dead-time logic. This behavior turns off the PWM outputs immediately without any additional delays. This may impact many power conversion applications that require a fast response to Fault shutdown signals to limit circuitry damage and control system accuracy.

If any of the FLTDAT<1:0> (IOCONx<5:4>) or CLDAT<1:0> (IOCONx<3:2>) bits are ‘1’, the PWMxH and/or PWMxL outputs pass through the dead-time logic, and therefore, will be delayed by the specified dead-time value. In this case, dead time will be inserted even if a Fault or current-limit condition occurs.

50.12.5 Asserting Outputs Via Current-Limit

In response to a current-limit event, the CLDAT (IOCONx<3:2>) bits can be used to assert the PWMxH and PWMxL outputs. Such behavior could be used as a current force feature in response to an external current or voltage measurement that indicates a sudden sharp increase in the load on the power converter output. Forcing the PWM to an ON state can be considered a feed-forward action that allows quick system response to unexpected load increases without waiting for the digital control loop to respond.

Note:	In Complementary PWM Output mode, the dead-time generator remains active under the override condition. The output overrides and Fault overrides generate control signals used by the dead-time unit to set the outputs as requested, including dead time. Dead-time insertion can be performed when the PWM channels are overridden manually.

50.13 IMMEDIATE UPDATE OF PWM DUTY CYCLE

The high-performance PWM control loop application requires a maximum duty cycle update rate. Setting the Immediate Update Enable (IUE) bit in the PWM Control (PWMCONx<0>) register enables this feature. In a closed-loop control application, any delay between the sensing of a system state and the subsequent output of PWM control signals that drive the application reduces the loop stability. Setting the IUE bit minimizes the delay between writing the duty cycle registers and the response of the PWM generators to that change.

The IUE bit enables the user application to update the duty cycle values immediately after writing to the duty cycle registers, rather than waiting until the end of the time base period. If the IUE bit is set, an immediate update of the duty cycle is enabled. If the bit is cleared, immediate update of the duty cycle is disabled. The following three cases are possible when immediate update is enabled:

- **Case 1:** If the PWM output is active at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM pulse width is lengthened.
- **Case 2:** If the PWM output is active at the time the new duty cycle value is written and the new duty cycle is less than the current time base value, the PWM pulse width is shortened.
- **Case 3:** If the PWM output is inactive when the new duty cycle value is written and the new duty cycle is greater than the current time base value, the PWM output becomes active immediately and remains active for the newly written duty cycle value.

Figure 50-36: Duty Cycle Update Times When Immediate Updates are Enabled (IUE = 1)



Example 50-23: Immediate Update Selection

```
/* Enable Immediate update of PWM */
PTCONbits.EIPU = 1;    // Update Active period register immediately
PWMCON1bits.IUE = 1;   // Update active duty cycle, phase offset, and
                       // independent time period immediately
```


50.14 POWER-SAVING MODES

This section discusses the operation of the high-speed PWM module in Sleep, Idle and Low-Speed modes.

50.14.1 Sleep Mode

When the device enters Sleep mode, the system clock is disabled. Since the clock for the PWM time base is derived from the system clock source (TCY), that clock will also be disabled and all enabled PWM output pins that were in effect prior to entering Sleep mode will be frozen in the output states. If the high-speed PWM module is used to control a load in a power application, the high-speed PWM module outputs must be placed into a safe state before executing the PWRSAV instruction. Depending on the application, the load may begin to consume excessive current when the PWM outputs are frozen in a particular output state. In such a case, the override functionality can be used to drive the PWM output pins into the inactive state.

If the Fault inputs are configured for the high-speed PWM module, the Fault input pins continue to function normally when the device is in Sleep mode. If one of the Fault pins is driven low while the device is in Sleep mode, the PWM outputs are driven to the programmed Fault states. The Fault input pins can also wake the CPU from Sleep mode. If the Fault pin interrupt priority is greater than the current CPU priority, program execution starts at the Fault pin interrupt vector location upon wake-up. Otherwise, execution continues from the next instruction following the PWRSAV instruction.

50.14.2 Idle Mode

The PWM module has a PTSIDL control bit in the PTCON register. This bit determines if the PWM module will continue to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module will continue to operate as normal. If PTSIDL = 1, the module will shut down and stop its internal clocks. The system will not be able to access the Special Function Registers in this mode. This is the minimum power mode for the module. Stopped Idle mode functions like Sleep mode and Fault pins will be asynchronously active. The control of the PWM pins will revert back to the GPIO bits associated with the PWM pins if the PWM module enters an Idle state. It is recommended that the user application disable the PWM outputs prior to entering Idle mode. If the PWM module is controlling a power conversion application, the action of putting the device into Idle mode will cause any control loops to be disabled, and most applications will likely experience issues unless they are explicitly designed to operate in an open-loop mode.

50.14.3 Low-Speed Mode

This mode suggests two methods to reduce power consumption:

1. The PWM clock prescaler(s), selected via the PCLKDIV<2:0> bits in the PTCON2 and STCON2 registers, configure the PWM module to operate at slower speeds to reduce power consumption. This mode sacrifices PWM resolution for power reduction.
2. The HRPDIS and HRDDIS bits in the AUXCONx register disable the circuitry associated with the high-resolution duty cycle and PWM period. If the HRDDIS bit is set, the circuitry associated with the high-resolution duty cycle, phase offset and dead time for the respective PWM generator is disabled. If the HRPDIS bit is set, the circuitry associated with the high-resolution PWM period for the respective PWM generator is disabled. Many applications typically need either a high-resolution duty cycle or phase offset (for fixed frequency operation), or a high-resolution PWM period for variable frequency modes of operation (such as Resonant mode). Very few applications require both high-resolution modes simultaneously. The ability to reduce operating current is always an advantage. When the HRPDIS bit is set, the smallest unit of measure for the PWM period is 8 ns. If the HRDDIS bit is set, the smallest unit of measure for the PWM duty cycle, phase offset and dead time is 8 ns.

50.15 EXTERNAL CONTROL OF INDIVIDUAL TIME BASE(S)

External signals can reset the primary dedicated time bases if the External PWM Reset Control (XPRES) bit in the (PWMCONx<1>) register is set. This mode of operation is called Current Reset PWM mode. If the user application sets the ITB bit, a PWM generator operates in Independent Time Base mode. If the user application sets the XPRES bit and operates the PWM generator in Master Time Base mode, the results may be unpredictable.

The current-limit source signal specified by the Current-Limit Control Signal Source Select (CLSRC<4:0>) bits in the PWM Fault Current-Limit Control (FCLCONx<14:10>) register causes the independent time base to reset. The active edge of the selected current-limit signal is specified by the CLPOL bit in the FCLCONx register.

In Primary Independent Time Base mode, some Power Factor Correction (PFC) applications need to maintain the inductor current value above the minimum desired current level. These applications use the external Reset feature. If the inductor current falls below the desired value, the PWM cycle is terminated early so that the PWM output can be asserted to increase the inductor current. The PWM period varies according to the application needs. This type of application is a Variable Frequency PWM mode.

50.16 FREQUENCY RESOLUTION ENHANCEMENT.

The PWM period/frequency resolution of the master and local time bases is improved over what would normally be expected of the time base's clock frequency.

The time bases in the high-speed PWM module clock operate at a maximum rate of 120 MHz, which normally implies a timing resolution of 8 ns. The basic source of the improved frequency resolution is generated by automated "dithering logic" built into the master and local time bases. The dithering logic provides a time averaged PWM clock period/frequency with the appropriate resolution. It is well known that dithering is not acceptable in digital power applications because it can cause the control loops to create ripple currents and voltages in the power conversion application. The high-speed PWM module uses the delay lines (digital and analog) to filter the dithered PWM period to provide a stable, non-dithered PWM signal with the desired frequency resolution.

For more information on the dithering reduction feature, please refer to **Section 47. "Oscillator (Part V)"**.

50.17 APPLICATION INFORMATION

Typical applications that use different PWM operating modes and features are:

- Complementary Output Mode
- Push-Pull Output Mode
- Multi-Phase PWM
- Variable Phase PWM
- Current Reset PWM
- Constant Off-Time PWM
- Current-Limit PWM

Each application is described in the following sections.

50.17.1 Complementary Output Mode

The Complementary PWM mode, shown in Figure 50-37, is generated in a manner that is similar to the Standard Edge-Aligned mode. This mode provides a second PWM output signal on the PWMxL pin that is the complement of the primary PWM signal (PWMxH).

Figure 50-37: Complementary PWM Mode



50.17.2 Push-Pull Output Mode

The Push-Pull PWM mode, shown in Figure 50-38, alternately outputs the PWM signal on one of two PWM pins. In this mode, complementary PWM output is not available. This mode is useful in transformer-based power converter circuits that avoid the flow of direct current that saturates their cores. The Push-Pull mode ensures that the duty cycle of the two phases is identical, thus yielding a net DC bias of zero.

Figure 50-38: Push-Pull PWM Mode



50.17.3 Multi-Phase PWM

The multi-phase PWM, shown in Figure 50-39, uses phase shift values in the PHASEx register to shift the PWM outputs with respect to the primary time base. Because the phase shift values are added to the primary time base, the phase shifted outputs occur earlier than a PWM signal that specifies zero phase shifts. In Multi-Phase mode, the specified phase shift is fixed by the application's design. Phase shift is available in all PWM modes that use the master time base.

Multi-phase PWM is often used in DC-to-DC converters that handle fast load current transients, and need to meet smaller space requirements. A multi-phase converter is essentially a parallel array of buck converters that are operated slightly out of phase with each other. The multiple phases create an effective switching speed equal to the sum of the individual converters.

If a single phase is operating at a PWM frequency of 333 kHz, the effective switching frequency for the circuit, shown in Figure 50-40, is 1 MHz. This high switching frequency greatly reduces input and output capacitor size requirements. It also improves load transient response and ripple figures.

Figure 50-39: Multi-Phase PWM



50.17.4 Variable Phase PWM

The variable phase PWM, shown in Figure 50-40, constantly changes the phase shift among PWM channels to control the flow of power, which is in contrast with most PWM circuits that vary the duty cycle of the PWM signal to control power flow. In variable phase applications, the PWM duty cycle is often maintained at 50 percent. The phase shift value is available to all PWM modes that use the master time base.

Variable phase PWM is used in newer power conversion topologies that are designed to reduce switching losses. In the standard PWM methods, when a transistor switches between the conducting state and the non-conducting state (and vice versa), the transistor is exposed to the full current and voltage condition during the time when the transistor turns ON or OFF and the power loss (V * I * TSW * FPWM) becomes appreciable at high frequencies.

The Zero Voltage Switching (ZVS) and Zero Current Switching (ZVC) circuit topologies attempt to use quasi-resonant techniques that shift either the voltage or the current waveforms relative to each other to change the value of the voltage or the current to zero when the transistor turns ON or OFF. If either the current or the voltage is zero, no switching loss occurs.

Figure 50-40: Variable Phase PWM



50.17.5 Current Reset PWM

The Current Reset PWM mode, shown in Figure 50-41, is a variable frequency mode where the actual PWM period is less than, or equal to, the specified period value. The independent time base is reset externally some time after the PWM signal has been deasserted. This is called Constant PWM On-Time mode. To operate in PWM Current Reset mode, the PWM generator should be in the independent time base. If an external Reset signal is not received, the PWM period uses the PHASEx register value by default.

Note:	In the Current Reset mode, the local time base resetting is based on the leading edge of the current limit input signal after completion of the PWMxH duty cycle.

In Current Reset mode, the PWM frequency varies with the load current. This is different than most PWM modes because the user application sets the maximum PWM period and an external circuit measures the inductor current. When the inductor current falls below a specified value, the external current comparator circuit generates a signal that resets the PWM time base counter. The user application specifies a PWM ON time, and then some time after the PWM signal becomes inactive, the inductor current falls below a specified value and the PWM counter is reset earlier than the programmed PWM period. This is sometimes called the constant on-time PWM output.

This should not be confused with cycle-by-cycle current-limiting PWM output where the PWM output is asserted, an external circuit generates a current Fault and the PWM signal is turned off before its programmed duty cycle would normally turn it off. Here, the PWM frequency is fixed for a given time base period.

Figure 50-41: Current Reset PWM



50.17.6 Constant Off-Time PWM

Constant Off-Time PWM mode, shown in Figure 50-42, is a variable frequency PWM output where the actual PWM period is less than, or equal to, the specified period value. The PWM time base resets externally after the PWM signal duty cycle value has been reached and the PWM signal has been deasserted. This is implemented by enabling the on-time PWM output called Current Reset PWM and using the complementary PWM output (PWMxL).

The Constant Off-Time PWM mode can be enabled only when the PWM generator operates in an independent time base. If an external Reset signal is not received, by default, the PWM period uses the value specified in the PHASEx register.

Figure 50-42: Constant Off-Time PWM



Note: Duty cycle represents off-time.

50.17.7 Current-Limit PWM

The cycle-by-cycle current-limit, shown in Figure 50-43, truncates the asserted PWM signal when the selected external Fault signal is asserted. The PWM output values are specified by the Current-Limit Override (CLDAT<1:0>) bits in the PWM I/O Control (IOCONx<3:2>) register. The override outputs remain in effect until the beginning of the next PWM cycle. This is sometimes used in Power Factor Correction (PFC) circuits, where the inductor current controls the PWM on-time. This is a constant frequency PWM.

Figure 50-43: Current-Limit PWM



50.18 REGISTER MAP

A summary of the registers associated with the dsPIC33F High-Speed PWM module is provided in Table 50-5.

Table 50-5: High-Speed PWM Register Map

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC<2:0>			SEVTPS<3:0>				0000
PTCON2	—	—	—	—	—	—	—	—	—	—	—	—	—	PCLKDIV<2:0>			0000
PTPER	PTPER<15:0>																FFF8
SEVTCMP	SEVTCMP<15:3>													—	—	—	0000
STCON	—	—	—	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC<2:0>			SEVTPS<3:0>				0000
STCON2	—	—	—	—	—	—	—	—	—	—	—	—	—	PCLKDIV<2:0>			0000
STPER	PTPER<15:0>																FFF8
SSEVTCMP	SSEVTCMP<15:3>													—	—	—	0000
CHOP	CHPCLKEN	—	—	—	—	—	CHOP<9:3>							—	—	—	0000
MDC	MDC<15:0>																0000
PWMCONx	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>		DTCP	—	MTBS	CAM	XPRES	IUE	0000
PDCx	PDCx<15:0>																0000
SDCx	SDCx<15:0>																0000
PHASEx	PHASEx<15:0>																0000
SPHASEx	SPHASEx<15:0>																0000
DTRx	—	—	DTRx<13:0>														0000
ALTDTRx	—	—	ALTDTRx<13:0>														0000
TRGCONx	TRGDIV<3:0>				—	—	—	—	DTM	—	TRGSTRT<5:0>						0000
IOCONx	PENH	PENL	POLH	POLL	PMOD<1:0>		OVRENH	OVRENL	OVRDAT<1:0>		FLTDAT<1:0>		CLDAT<1:0>		SWAP	OSYNC	0000
TRIGx	TRGCMP<15:3>													—	—	—	0000
FCLCONx	IFLTMOD	CLSRC<4:0>					CLPOL	CLMOD	FLTSRC<4:0>					FLTPOL	FLTMOD<1:0>		0000
STRIGx	STRGCMP<15:3>													—	—	—	0000
LEBCONx	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLYx	—	—	—	—	LEB<11:3>									—	—	—	0000
AUXCONx	HRPDIS	HRDDIS	—	—	BLANKSEL<3:0>				—	—	CHOPSEL<3:0>				CHOPHEN	CHOPLEN	0000
PWMCAPx	PWMCAPx<15:3>													—	—	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all bits are available for all devices. Please refer to the specific device data sheet for details.

50.19 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed PWM module are:

Title	Application Note #

No related application notes are available at this time.

Note:	Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F family of devices.

50.20 REVISION HISTORY

Revision A (January 2009)

This is the initial released version of this document.

