

Section 48. Oscillator (Part V)

HIGHLIGHTS

This section of the manual contains the following major topics:

48.1	Introduction	
48.2	CPU Clocking	
48.3	Oscillator Configuration Registers	
48.4	Special Function Registers (SFRs)	
48.5	Primary Oscillator (Posc)	
48.6	Internal Fast RC (FRC) Oscillator	
48.7	Phase-Locked Loop (PLL)	
48.8	Low-Power Secondary Oscillator (Sosc)	
48.9	Low-Power RC (LPRC) Oscillator	
48.10	Auxiliary PLL Module for ADC and PWM System Clock	
48.11	Fail-Safe Clock Monitor (FSCM)	
48.12	Clock Switching	
48.13	Two-Speed Start-Up	
48.14	Reference Clock Output	
48.15	Register Maps	
48.16	Related Application Notes	
48.17	Revision History	

48.1 INTRODUCTION

The dsPIC33F oscillator system includes the following characteristics:

- · External and internal oscillator options
- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- · On-chip auxiliary PLL to boost internal operating frequency of the PWM and ADC
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Nonvolatile Configuration bits for clock source selection

Figure 48-1 shows a block diagram of the dsPIC33F oscillator system.



48 Oscillator (Part V)

48.2 CPU CLOCKING

The system clock (Fosc) source can be provided by one of the following options:

- · Primary Oscillator (Posc) on the OSC1 and OSC2 pins
- · Secondary Oscillator (Sosc) on the SOSCI and SOSCO pins
- · Internal Fast RC Oscillator (FRC) with optional clock divider
- Internal Low-Power RC Oscillator (LPRC)
- · Primary Oscillator with PLL
- Internal Fast RC Oscillator with PLL

The system clock source is divided by two to produce the internal instruction cycle clock. The instruction cycle clock is denoted by Fcy. The timing diagram in Figure 48-2 shows the relationship between the system clock (Fosc), the instruction cycle clock (Fcy) and the Program Counter (PC).

The internal instruction cycle clock (FCY) can be output on the OSC2 I/O pin, if the Primary Oscillator mode or the HS mode is not selected as the clock source (see **48.5 "Primary Oscillator (Posc)"**).





48.3 OSCILLATOR CONFIGURATION REGISTERS

Table 48-1 lists the configuration settings that select the device oscillator source and operating mode at Power-on Reset (POR). The Configuration bits are contained in these registers:

FOSCSEL: Oscillator Source Selection Register

The Oscillator Source Selection (FOSCSEL) register selects the initial oscillator source and start-up option.

FOSC: Oscillator Configuration Register

The Oscillator Configuration (FOSC) register configures the Primary Oscillator mode, OSC2 pin function, peripheral pin select, and the fail-safe and clock switching modes.

The Configuration registers are located in program memory space. They are not Special Function Registers (SFRs). They are mapped into program memory space and are programmed at the time of device programming.

The Initial Oscillator Source Selection (FNOSC<2:0>) Configuration bits in the Oscillator Source Selection (FOSCSEL<2:0>) register determine the clock source that is used at a POR. Thereafter, the clock source can be changed between permissible clock sources with clock switching. The internal FRC oscillator with postscaler (FRCDIVN) is the default (unprogrammed) selection.

The Primary Oscillator Mode Selection (POSCMD<1:0>) Configuration bits in the Oscillator Configuration (FOSC<1:0>) register select the operation mode of the primary oscillator.

The OSC2 Pin Function (OSCIOFNC) Configuration bit in the Oscillator Configuration (FOSC<2>) register selects the OSC2 pin function, except in HS or XT mode. When the OSCIOFNC bit is unprogrammed ('1'), the FCY clock is output on the OSC2 pin. When the OSCIOFNC bit is programmed to ('0'), the OSC2 pin becomes a general purpose I/O pin.

Oscillator Source	Oscillator Mode	FNOSC Value	POSCMD Value	See Note
S0	Fast RC Oscillator (FRC)	000	xx	1
S1	Fast RC Oscillator with PLL (FRCPLL)	001	xx	1
S2	Primary Oscillator (EC)	010	00	1
S2	Primary Oscillator (XT)	010	01	_
S2	Primary Oscillator (HS)	010	10	_
S3	Primary Oscillator with PLL (ECPLL)	011	00	1
S3	Primary Oscillator with PLL (XTPLL)	011	01	_
S3	Primary Oscillator with PLL (HSPLL)	011	10	_
S4	Secondary Oscillator (Sosc)	100	xx	1
S5	Low-Power RC Oscillator	101	xx	1
S6	Fast RC Oscillator with Divide-by-16 divider (FRCDIV16)	110	xx	1
S7	Fast RC Oscillator with Divide-by-N divider (FRCDIVN)	111	xx	1, 2

Table 48-1: Configuration Bit Values for Clock Selection

Note 1: The OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: The default oscillator mode for an unprogrammed (erased) device.

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8
R/P	U	U-0	U	U	R/P	R/P	R/P
IESO	—	—	—	—		FNOSC<2:02	>
bit 7							bit 0
Legend:							
R = Readable bit P = Programmable bit			able bit	U = Unused b	its, program	to Logic '1'	
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unk	nown	

Register 48-1: FOSCSEL: Oscillator Source Selection Register

bit 15-8 **Reserved:** Reserved bits must be programmed as '1'

- bit 7 **IESO:** Internal External Start-up Option bit
 - 1 = Start device with internal FRC, and then automatically switch to the user-selected oscillator source when ready
 - 0 = Start device with user-selected oscillator source
- bit 6 **Reserved:** Reserved bits must be programmed as '1'
- bit 5 **Unimplemented:** Read as '0'
- bit 4-3 Reserved: Reserved bits must be programmed as '1'
- bit 2-0 **FNOSC<2:0>:** Initial Oscillator Source Selection bits
 - 111 = Fast RC oscillator with Divide-by-N (FRCDIVN)
 - 110 = Fast RC oscillator with Divide-by-16 (FRCDIV16)
 - 101 = Low-Power RC oscillator (LPRC)
 - 100 = Secondary oscillator (SOSC)
 - 011 = Primary oscillator with PLL (XTPLL, HSPLL, ECPLL)
 - 010 = Primary oscillator (XT, HS, EC)
 - 001 = Fast RC oscillator with PLL (FRCPLL)
 - 000 = Fast RC oscillator (FRC)

Register 4	48-2: FOSC: Osci	illator Configui	ration Register	•					
U	U	U	U	U	U	U	U		
	—	_	—	—	—	—	—		
bit 15							bit 8		
R/P	R/P	R/P	U	U	R/P	R/P	R/P		
FCKSM<1:0> IOL1WAY - OSCIOFNC		POSCI	MD<1:0>						
bit 7		•					bit 0		
Legend:									
R = Readable bit P = Programmable bit				U = Unused	bits, program te	o Logic '1'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unk	nown			
				<i>.</i> .					
bit 15-8	Reserved: Reserv	ed bits must be	programmed a	IS '1'					
bit 7-6	FCKSM<1:0>: Clock Switching Mode bits								
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled								
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled. Fail-Safe Clock Monitor is enabled								
bit 5	IOL1WAY: Periphe	eral Pin Select C	Configuration bit	(1)					
	1 = Allow only one	reconfiguration							
	0 = Allow multiple	reconfigurations	6						
bit 4-3	Reserved: Reserv	ed bits must be	programmed a	S '1'					
bit 2	OSCIOFNC: OSC	2 Pin Function b	oit (except in XT	and HS mod	es)				
	1 = OSC2 is clock	output and insti	ruction cycle (Fe	CY) <mark>clock is o</mark> u	utput on OSC2	pin			
	0 = OSC2 is a gen	ieral purpose di	gital I/O pin						
bit 1-0	POSCMD<1:0>: P	rimary Oscillato	or Mode Selection	on bits					
	11 = Primary oscil	lator is disabled	:llatar mada						
	$10 = \Pi S (\Pi y \Pi - S p \theta)$ $01 = XT (Crystal) \theta$	eeu) Crystai OSC oscillator mode							

- 00 = EC (External Clock) mode
- **Note 1:** The IOL1WAY bit is not available on all dsPIC33F devices. Refer to the specific device data sheet for more information.

Oscillator (Part V)

48.4 SPECIAL FUNCTION REGISTERS (SFRs)

These Special Function Registers provide run-time control and status of the oscillator system:

OSCCON: Oscillator Control Register

The Oscillator Control (OSCCON) register controls clock switching and provides status information that allows the current clock source, PLL lock, and clock fail conditions to be monitored.

CLKDIV: Clock Divisor Register

The Clock Divisor (CLKDIV) register controls Doze mode and selects the PLL prescaler, PLL postscaler and FRC postscaler.

PLLFBD: PLL Feedback Divisor Register

The PLL Feedback Divisor (PLLFBD) register selects the PLL feedback divisor.

OSCTUN: Oscillator Tuning Register

The FRC Oscillator Tuning (OSCTUN) register is used to tune the frequency of the internal FRC oscillator from -12% to +11.625% (30 kHz steps) of the nominal frequency value. The nominal or tuned frequency of the FRC oscillator is expected to remain within \pm 2% of the tuned value over the temperature and voltage variations of a particular device.

OSCTUN2: Oscillator Tuning Register 2

The OSCTUN and the OSCTUN2 registers enable the PWM to operate in Frequency Sequencing mode. These registers allow the user application to select a sequence of eight different FRC TUN values to vary the system frequency with each rollover of the primary PWM time base.

• LFSR: Linear Feedback Shift Register

The Linear Feedback Shift Register is used to implement the Pseudo Random Clock Dither (PRCD) logic.

ACLKCON: Auxiliary Clock Control Register

The Auxiliary Clock Control (ACLKCON) register controls the auxiliary PLL mode and the auxiliary PLL clock divider.

REFOCON: Reference Oscillator Control Register

The reference clock output provides a clock signal to any remappable pin (RPx). The reference clock can be either the external oscillator or the system clock.

Note: The Oscillator Special Function Registers (OSCCON, CLKDIV, PLLFBD, OSCTUN, and ACLKCON) are reset only on Power-on Reset.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>		—		NOSC<2:0>	
bit 15							bit 8
DAM 0	11.0	D 0			D/M/ O	D/M/ 0	
	0-0			R/C-0			
bit 7		LUCK	FRODEN	UF	ISEQEN	LFUSCEN	DSWEN bit 0
							DILU
Legend:		y = Value set	from Configura	ation bits on P	OR	C = Clea	rable bit
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only)		
	111 = Fast R	C oscillator (FF	RC) with Divide	e-by-N			
	110 = Fast R	C oscillator (FF	RC) with Divide	e-by-16			
	101 = Low-Point - Low - Point - Low - Point - Low - Low - Low - Point - Low - Low - Point - Low -	ower RC oscillator	ator (LPRC)				
	011 = Primar	v oscillator (XT	(SUSC) (HS, FC) with	PU			
	010 = Primar	y oscillator (XT	, HS, EC)				
	001 = Fast R	C oscillator (FF	RC) with PLL				
	000 = Fast R	C oscillator (FF	RC)				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	;			
	111 = Fast R	C oscillator (FF	RC) with Divide	e-by-N			
	110 = Fast R	C oscillator (FF	RC) With Divide	e-by-16			
	100 = 2000 + 0000	darv oscillator ((Sosc)				
	011 = Primar	y oscillator (XT	, HS, EC) with	PLL			
	010 = Primar	y oscillator (XT	, HS, EC)				
	001 = Fast R	C oscillator (FF	RC) with PLL				
hit 7		C OSCIIIALOI (Fr	(C) ble bit				
	If clock switch	ning is enabled	and ESCM is	disabled (FOS	SC <fcksm> =</fcksm>	0601).	
	1 = Clock sw	ritching is disab	led, system cl	ock source is l	locked	0001).	
	0 = Clock sw	itching is enab	led, system clo	ock source car	n be modified by	/ clock switching	9
bit 6	Unimplemen	ted: Read as '	0'				
bit 5	LOCK: PLL L	ock Status bit	(read-only)				
	1 = Indicates	that PLL is in I	ock, or PLL sta	art-up timer is	satisfied		
	0 = Indicates	that PLL is out	of lock, start-u	up timer is in p	rogress or PLL	is disabled	
bit 4	PRCDEN: Ps	eudo Random	Clock Dither E	nable bit			
	1 = Pseudo ra	andom clock di andom clock di	ther is enabled	5			
hit 3		il Dotoct bit (ro	ad/cloar by an	u plication)			
DIL 3	\mathbf{CF} . CIUCK-Fa	as detected clo	au/cieai by ap ck failure	plication			
	0 = FSCM ha	as not detected	clock failure				
bit 2	TSEQEN: FR	C Tune Seque	ncer Enable b	it			
	1 = The TUN	<pre></pre>	<3:0>, TS	EQ7<3:0> bits	in the OSCTUN	l and the OSCT	UN2 reaisters
	sequentia	ally tune the F	RC oscillator.	Each field bei	ng sequentially	selected via the	e ROLL<2:0>
	signals fr	om the PWM r	nodule.				
	0 = The TUN	I<3:0> bits in th	ie OSCTUN re	gister tune the	e ⊢RC oscillator		

Register 48-3: OSCCON: Oscillator Control Register (Continued)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note: Writes to this register requires an unlock sequence. For details and examples refer to 48.12 "Clock Switching".

Register 48-4:	CLKDIV: C	ock Divisor Re	egister				
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15				· · ·			bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOS	ST<1:0>	_			PLLPRE<4:0	>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	iented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	ROI: Recover 1 = Interrupts 0 = Interrupts	r on Interrupt bi will clear the D have no effect	t OZEN bit ar on the DOZ	nd the processor EN bit	clock/periphe	ral clock ratio is	set to 1:1
UIL 14-12	111 = FCY div 110 = FCY div 101 = FCY div 100 = FCY div 011 = FCY div 010 = FCY div 010 = FCY div 001 = FCY div 000 = FCY div	vided by 128 vided by 64 vided by 32 vided by 16 vided by 8 (defa vided by 4 vided by 2 vided by 1	ault)				
bit 11	DOZEN: DOZ 1 = DOZE<2: 0 = Processo	ZE Mode Enabl 0> field specifie r clock/peripher	e bit ⁽¹⁾ es the ratio b ral clock ratio	etween the perip o forced to 1:1	heral clocks a	and the processo	or clocks
bit 10-8	FRCDIV<2:0	Internal Fast	RC Oscillato	or Postscaler bits	;		
	111 = FRC d 110 = FRC d 101 = FRC d 100 = FRC d 011 = FRC d 010 = FRC d 001 = FRC d 000 = FRC d	ivided by 256 ivided by 64 ivided by 32 ivided by 16 ivided by 8 ivided by 4 ivided by 2 ivided by 1 (def	ault)				
bit 7-6	PLLPOST<12 11 = Output of 10 = Reserve 01 = Output of 00 = Output of	:0>: PLL VCO (divided by 8 ed divided by 4 (de divided by 2	Output Divide fault)	er Select bits (als	so denoted as	'N2', PLL posts	caler)
bit 5		ited: Read as '	ı'				
bit 4-0	PLLPRE<4:0 11111 = Inpu •	 PLL Phase I it divided by 33 	Detector Inpu	ut Divider Select	bits (also den	oted as 'N1', PL	L prescaler)
	• 00000 = Inpu 00001 = Inpu	It divided by 2 (It divided by 3	default)				

- **Note 1:** This bit is cleared when the ROI bit is set and an interrupt occurs.
 - 2: Refer to Section 9. "Watchdog Timer and Power-Saving modes" (DS70196) in the "*dsPIC33F Family Reference Manual*" for more information on Doze mode.

U			0							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
_	—	—	_	—	—		PLLDIV<8>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
			PLLD	IV<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimplemer	nted: Read as '	0'							
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)				
	111111111	11111 = 513								
	•									
	•									
	•	•								
	000110000	= 50 (default)								
	•									
	•									
	•									
	00000010	= 4								
	00000001	= 3								

Register 48-5: PLLFBD: PLL Feedback Divisor Register

00000000 = 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TSEQ3	<3:0>			TSEQ	2<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TSEQ1	<3:0>			TUN	<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	TSEQ3<3:0>	: Tune Sequen	ce Value 3 bi	ts			
	When PWM F	ROLL<2:0> = 0	11, this field	is used to tune t	the FRC instea	d of TUN<3:0>	
bit 11-8	11-8 TSEQ2<3:0>: Tune Sequence Value 2 bits						
When PWM ROLL<2:0> = 010, this field is used to tune the FRC instead of TUN<3:0>							
bit 7-4	TSEQ1<3:0>	: Tune Sequen	ce Value 1 bi	ts			
	When PWM F	ROLL<2:0> = 0	01, this field	is used to tune t	the FRC instea	d of TUN<3:0>	
bit 3-0	TUN<3:0>: S the OSCCON oscillator. 0111 = Maxir 0101 = 0101 = 0010 = 0011 = 0000 = 0001 = 0000 = Cente 1111 = 1100 = 1001 = 1001 = 1001 = 1000 = 0001 = 0000 = Minim	out frequency	er tuning cap this field, ald	ability for the inte ong with bits TS	ernal fast RC o EQ1-TSEQ7, w	scillator. If the T	SEQEN bit in tune the FRC

Register 48-6:	OSCTUN: Oscil	lator Tuning Register
----------------	---------------	-----------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	TSEC	7<3:0>			TSEC	26<3:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	TSEC	5<3:0>			TSEC	4<3:0>			
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit				nented bit, rea	id as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown			
-n = Value at P	OR	"1" = Bit is set		"U" = Bit is clea	ared	x = Bit is unkr	nown		

Register 48-7: OSCTUN2: Oscillator Tuning Register 2

bit 15-12	TSEQ7<3:0>: Tune Sequence Value 7 bits
	When PWM ROLL<2:0> = 111, this field is used to tune the FRC instead of TUN<3:0>
bit 11-8	TSEQ6<3:0>: Tune Sequence Value 6 bits
	When PWM ROLL<2:0> = 110, this field is used to tune the FRC instead of TUN<3:0>
bit 7-4	TSEQ5<3:0>: Tune Sequence Value 5 bits
	When PWM ROLL<2:0> = 101, this field is used to tune the FRC instead of TUN<3:0>
bit 3-0	TSEQ4<3:0>: Tune Sequence Value 4 bits
	When PWM ROLL<2:0> = 100, this field is used to tune the FRC instead of TUN<3:0>

Register 48-8: LFSR: Linear Feedback Shift Register

Register 40-0.	LI SIX. LII	ieal i eeuback o	init itegiste	71			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				LFSR<14:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LFS	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-8	LFSR<14:8	>: Most Significa	nt 7 bits of th	ne pseudo rando	om FRC trim v	alue bits	
bit 7-0	LFSR<7:0>	: Least Significar	nt 8 bits of th	e pseudo rando	m FRC trim va	alue bits	

•		•		•			
R/W-0	R-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ENAPLL	APLLCK	SELACLK	_		A	PSTSCLR<2:0>	>
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	FRCSEL		_		—	—	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	ENAPLL: Au: 1 = Auxiliary I 0 = Auxiliary I	xiliary PLL Enat PLL is enabled PLL is disabled	ole bit				
bit 14	APLLCK: Auxiliary PLL Locked Status bit (read-only) 1 = Indicates that auxiliary PLL is in lock 0 = Indicates that auxiliary PLL is not in lock						
bit 13	SELACLK: S 1 = Auxiliary I 0 = Primary F	elect Clock Sou PLL or FRC or p VCO provides th	rce for Auxili primary oscilla e source clo	ary Clock Divic ator provides tl ck for auxiliary	ler ne source clock clock divider	for the auxiliary	/ clock divider
bit 12-11	Unimplemen	ted: Read as '0	,				
bit 10-8	APSTSCLR<	2:0>: Auxiliary	Clock Output	Divider			
	<pre>111 = Divided by 1 110 = Divided by 2 101 = Divided by 4 100 = Divided by 8 011 = Divided by 16 010 = Divided by 32 001 = Divided by 64 000 = Divided by 256 (default)</pre>						
bit 7	ASRCSEL: S 1 = Primary o 0 = No clock	elect Reference scillator is the c input is selected	e Clock Sourd lock source	ce for Auxiliary	Clock		
bit 6	FRCSEL: Sel 1 = Select FR 0 = Input cloc	lect Reference (RC clock for clock k source is dete	Clock Source k source ermined by A	for Auxiliary C	lock		
bit 5-0	Unimplemen	ted: Read as 'o	,				

Register 48-9:	ACLKCON: Auxiliary Clock Control Register
----------------	-------------------------------------------

0				U			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON		ROSSLP	ROSEL		RODI	V<3:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	ROON: Refer	rence Oscillato	r Output Enal	ole bit			
	1 = Reference	e oscillator out	out is enabled	on REFO pin			
	0 = Reference	e oscillator out	out is disable	d			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	ROSSLP: Re	eference Oscilla	tor Run in Sl	eep bit			
	1 = Reference	e oscillator out	out continues	to run in Sleep	mode		
hit 10				u III Sleep IIIou	e		
DIL 12			as the refere				
	0 = System c	lock is used as	the reference	e clock			
bit 11-8	RODIV<3:0>	: Reference Os	cillator Divide	er bits			
	1111 = Divid e	ed by 32,768					
	1110 = Divid e	ed by 16,384					
	1101 = Divide	ed by 8,192					
	1100 = Divide	ed by 4,096					
	1011 = Divide 1010 = Divide	ed by 2,048 ed by 1.024					
	1001 = Divide	ed by 512					
	1000 = Divide	ed by 256					
	0111 = Divide	ed by 128					
	0110 = Divide	ed by 64 ed by 32					
	0100 = Divide	ed by 16					
	0011 = Divid e	ed by 8					
	0010 = Divide	ed by 4					
	0001 = Divide	ed by 2	cource				
			source				
U- 1 JIC	Unimplemen	iteu: Read as	U				

Register 48-10: REFOCON: Reference Oscillator Control Register

Note: The Reference oscillator module must be disabled (ROON = 0) before writing to these bits.

48.5 PRIMARY OSCILLATOR (Posc)

The Primary Oscillator (Posc) is available on the OSC1 and OSC2 pins of the dsPIC33F device family. This connection enables an external crystal (or ceramic resonator) to provide the clock to the device. Optionally, the internal PLL can be used to boost the system frequency (Fosc) to 80 MHz for 40 MIPS execution. The primary oscillator provides the following modes of operation:

Crystal Oscillator (XT Mode)

The XT mode is a medium-gain, medium-frequency mode used to work with crystal frequencies of 3 to 10 MHz.

• High-Speed Oscillator (HS Mode)

The HS mode is a high-gain, high-frequency mode used to work with crystal frequencies of 10 to 40 MHz.

• External Clock Source Operation (EC Mode)

If the on-chip oscillator is not used, the EC mode allows the internal oscillator to be bypassed. The device clocks are generated from an external source (0.8 to 64 MHz) and input on the OSC1 pin.

The Initial Oscillator Source Selection (FNOSC<2:0>) Configuration bits in the Oscillator Source Selection (FOSCSEL<2:0>) register specify the primary oscillator clock source at Power-on Reset. The Primary Oscillator Mode Selection (POSCMD<1:0>) Configuration bits in the Oscillator Configuration (FOSC<1:0>) register specify the Primary Oscillator mode. Table 48-2 lists the options selected by specific bit configurations, which are programmed at the time of device programming.

FNOSC Value	POSCMD	Primary Oscillator Source/Mode	
011	00	rimary Oscillator with PLL: External Clock Mode (ECPLL)	
011	01	rimary Oscillator with PLL: Crystal Oscillator with PLL Mode (XTPLL)	
011	10	Primary Oscillator with PLL: High-Speed Oscillator with PLL Mode (HSPLL)	
010	00	Primary Oscillator: External Clock Mode (EC)	
010	01	Primary Oscillator: Crystal Oscillator Mode (XT)	
010	10	Primary Oscillator: High-Speed Mode (HS)	

Table 48-2: Primary Oscillator Clock Source Options

Figure 48-3 shows a recommended crystal oscillator circuit diagram for dsPIC33F devices. Capacitors C1 and C2 form the load capacitance for the crystal. The optimum load capacitance (CL) for a given crystal is specified by the crystal manufacturer. Load capacitance can be calculated by using Equation 48-1.

Equation 48-1: Crystal Load Capacitance

where:

 $C_{\rm S}$ is the stray capacitance

Assuming $C_1 = C_2$, Equation 48-2 provides the capacitor value (C1, C2) for a given load and stray capacitance.

 $C_L = C_S + \frac{C1 \cdot C2}{C1 + C2}$

Equation 48-2: External Capacitor for Crystal

 $C1 = C2 = 2 \cdot (C_L - C_S)$

For additional information on crystal oscillators and their operation, refer to **48.16** "Related Application Notes".

48.5.1 Oscillator Start-up Time

The oscillator starts oscillating as the device voltage increases from Vss. The time required for the oscillator to start oscillating depends on the following factors:

- Crystal/Resonator frequency
- Capacitor values used (C1 and C2 in Figure 48-3)
- Device VDD rise time
- System temperature
- · Series resistor value and type if used
- · Oscillator mode selection of a device (selects the gain of the internal oscillator inverter)
- Crystal quality
- · Oscillator circuit layout
- System noise

Figure 48-4 shows a graph of a typical oscillator/resonator start-up.

To ensure that a crystal oscillator (or ceramic resonator) has started and stabilized, an Oscillator Start-up Timer (OST) is provided with the Primary Oscillator (Posc). The OST is a simple 10-bit counter that counts 1024 cycles before releasing the oscillator clock to the rest of the system. This time-out period is denoted as Tost.

The amplitude of the oscillator signal must reach the VIL and VIH thresholds for the oscillator pins before the OST can begin to count cycles. The TOST interval is required every time the oscillator restarts (i.e., on POR, BOR, and wake-up from Sleep mode).

Once the primary oscillator is enabled, it takes a finite amount of time to start oscillating. This delay is denoted as TOSCD. After TOSCD, the OST timer takes 1024 clock cycles (TOST) to release the clock. The total delay for the clock to be ready is TOSCD + TOST. If the PLL is used, an additional delay is required for the PLL to lock (see **48.7 "Phase-Locked Loop (PLL)**").

Primary oscillator start-up characteristics are illustrated in Figure 48-5, where the CPU starts toggling an I/O pin when it starts execution after the TOSCD + TOST interval.

Figure 48-5: Oscillator Start-up Characteristics

48.5.2 Primary Oscillator Pin Functionality

The primary oscillator pins (OSC1/OSC2) can be used for other functions when the oscillator is not being used.

The POSCMD Configuration bits in the Oscillator Configuration (FOSC<1:0>) register determine the oscillator pin function.

The OSCIOFNC bit (FOSC<2>) determines the OSC2 pin function. When FOSC<2> is '0', OSC2 is a general purpose digital I/O pin (see Figure 48-6). When FOSC<2> is '1', OSC2 is a clock output and the instruction cycle (Fcr) clock is output on the OSC2 pin (see Figure 48-7).

The oscillator pin functions are listed in Table 48-3.

Table 48-3: Clock Pin Function Selection

Oscillator Source	OSCIOFNC<2> Value	POSCMD<1:0> Value	OSC1 ⁽¹⁾ Pin Function	OSC2 ⁽²⁾ Pin Function
Primary OSC Disabled	1	11	Digital I/O	Clock Output (FCY)
Primary OSC Disabled	0	11	Digital I/O	Digital I/O
HS (High-Speed)	Х	10	OSC1	OSC2
XT (Crystal)	Х	01	OSC1	OSC2
EC (External Clock)	1	0.0	OSC1	Clock Output (FCY)
EC (External Clock)	0	00	OSC1	Digital I/O

Note 1: The OSC1 pin function is determined by the Primary Oscillator Mode (POSCMD<1:0>) Configuration bits.

2: The OSC1 pin function is determined by the Primary Oscillator Mode (POSCMD<1:0>) and the OSC2 Pin Function (OSCIOFNC<2>) Configuration bits.

DS70596A-page 48-20

48.6 INTERNAL FAST RC (FRC) OSCILLATOR

The Internal Fast RC (FRC) oscillator provides a nominal 7.37 MHz clock without requiring an external crystal or ceramic resonator, which results in system cost savings for applications that do not require a precise clock reference.

48.6.1 FRC Tuning

48.6.1.1 FREQUENCY SEQUENCING MODE

The Frequency Sequencing mode enables the PWM module to select a sequence of eight different FRC TUN values to vary the system frequency with each rollover of the primary PWM time base. The OSCTUN and the OSCTUN2 registers allow the user application to specify eight sequential tune values if the TSEQEN bit is set in the OSCCON register. If the TSEQEN bit is zero, only the TUN bits affect the FRC frequency.

A 4-bit wide multiplexer with eight sets of inputs selects the tuning value from the TUN and the TSEQx bit fields. The multiplexer is controlled by the ROLL<5:3> counter in the PWM module. The ROLL<5:3> counter increments every time the primary time base rolls over after reaching the period value.

48.6.1.2 PSEUDO RANDOM CLOCK DITHERING MODE

The Pseudo Random Clock Dither (PRCD) logic is implemented with a 15-bit Linear Feedback Shift Register (LFSR), which is a shift register with a few exclusive OR gates. The lower four bits of the LFSR provide the FRC TUNE bits. The PRCD feature is enabled by setting the PRCDEN bit in the OSCCON register. The LSFR is "clocked" (enabled to clock) once every time the ROLL<3> bit changes state, which occurs once every eight PWM cycles.

The internal FRC oscillator starts up instantly. Unlike a crystal oscillator, which can take several milliseconds to begin oscillation, the internal FRC starts oscillating immediately.

The Initial Oscillator Source Selection (FNOSC<2:0>) Configuration bits in the Oscillator Source Selection (FOSCSEL<2:0>) register select the FRC clock source. The FRC Clock Source options at the time of Power-on Reset are shown in Table 48-4. The Configuration bits are programmed at the time of device programming.

FNOSC<2:0> Value	Primary Oscillator Source/Mode
111 FRC Oscillator: Postscaler by N (FRCDIVN)	
110	FRC Oscillator: Postscaler by 16 (FRCDIV16)
001 FRC Oscillator with PLL (FRCPLL)	
000	FRC Oscillator (FRC)

 Table 48-4:
 FRC Clock Source Options

48.6.2 FRC Postscaler Mode (FRCDIVN)

In FRC Postscaler mode, a variable postscaler divides the FRC clock output and allows a lower frequency to be chosen. The postscaler is controlled by the Internal Fast RC Oscillator Postscaler (FRCDIV<2:0>) bits in the Clock Divisor (CLKDIV<10:8>) register. These bits allow eight settings, from 1:1 to 1:256, as shown in Figure 48-5.

 Table 48-5:
 Internal Fast RC Oscillator Postscaler Settings

FRCDIV<2:0> Value	Internal FRC Oscillator Setting
111	FRC divide by 256
110	FRC divide by 64
101	FRC divide by 32
100	FRC divide by 16
011	FRC divide by 8
010	FRC divide by 4
001	FRC divide by 2
000	FRC divide by 1 (default)

Optionally, the FRC postscaler output can be used with the internal PLL to boost the system frequency (Fosc) to 80 MHz for 40 MIPS instruction cycle execution speed.

Note: The FRC Divider should not be changed dynamically when operating in internal FRC with PLL.

To change the FRC divider:

- 1. Switch the clock to a non-PLL mode (e.g., Internal FRC).
- 2. Make the necessary changes.
- 3. Switch the clock back to the PLL mode.

48.7 PHASE-LOCKED LOOP (PLL)

The primary oscillator and internal FRC oscillator sources can also be used with an on-chip PLL to obtain higher operating speeds. A block diagram of the PLL module is shown in Figure 48-9.

For proper PLL operation, the Phase Frequency Detector (PFD) input frequency and Voltage Controlled Oscillator (VCO) output frequency must meet the following requirements:

- The PFD input frequency (FREF) must be in the range of 0.8 to 8.0 MHz
- The VCO output frequency (Fvco) must be in the range of 100 to 200 MHz

The PLL Phase Detector Input Divider Select (PLLPRE<4:0>) bits in the Clock Divisor (CLKDIV<4:0>) register specify the input divider ratio (N1), which is used to scale down the input clock (FIN) to meet the PFD input frequency range of 0.8 to 8 MHz.

The PLL Feedback Divisor (PLLDIV<8:0>) bits in the PLL Feedback Divisor (PLLFBD<8:0>) register specify the divider ratio (M), which scales down the VCO frequency (Fvco) for feedback to the PFD. The VCO frequency (Fvco) is 'M' times the input reference clock (FREF).

The PLL VCO Output Divider Select (PLLPOST<1:0>) bits in the Clock Divisor (CLKDIV<7:6>) register specify the divider ratio (N2) to limit the system clock frequency (Fosc) to 80 MHz.

Equation 48-3 shows the relation between the input frequency (FIN) and the output frequency (FOSC).

Equation 48-3: Fosc Calculation

where:

N1 = PLLPRE + 2 $N2 = 2 \times (PLLPOST + 1)$ M = PLLDIV + 2

Equation 48-4 shows the relation between the input frequency (FIN) and the VCO frequency (FVCO).

Equation 48-4: Fvco Calculation

$$FVCO = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV+2)}{(PLLPRE+2)}\right)$$

48.7.1 Input Clock Limitation at Start-up for PLL Mode

Table 48-6 gives the default values of the PLL Prescaler, PLL Postscaler and PLL Feedback Divisor Configuration bits at Power-on Reset.

Table 48-6: PLL Mode Defaults

Register	Bit Field	Value at POR Reset	PLL Divider Ratio
CLKDIV<4:0>	PLLPRE<4:0>	0.0	N1 = 2
CLKDIV<7:6>	PLLPOST<1:0>	01	N2 = 4
PLLFBD<8:0>	PLLDIV<8:0>	000110000	M = 50

Given these reset values, the following equations give the relation between the input frequency (FIN) and PFD input frequency (FREF), and the VCO frequency (FVCO) and system clock frequency (FOSC) at Power-on Reset.

Equation 48-5: FREF at Power-on Reset

$$FREF = FIN\left(\frac{1}{N1}\right) = 0.5(FIN)$$

Equation 48-6: Fvco at Power-on Reset

$$FVCO = FIN\left(\frac{M}{Nl}\right) = FIN\left(\frac{50}{2}\right) = 25(FIN)$$

Equation 48-7: Fosc at Power-on Reset

$$FOSC = FIN\left(\frac{M}{N1 \cdot N2}\right) = 6.25(FIN)$$

Given the above equations at Power-on Reset, the input frequency (FIN) to the PLL module must be limited to 4 MHz < FIN < 8 MHz to comply with the VCO output frequency requirement (100M < Fvco < 200M) if the default values of PLLPRE, PLLPOST and PLLDIV are used.

The Primary Oscillator can support the following input frequency ranges, which are not within the frequency limit required (4 MHz < FIN < 8 MHz) at Power-on Reset:

- Primary Oscillator in XT Mode supports: 3 MHz to 10 MHz crystal
- Primary Oscillator in HS Mode supports: 10 MHz to 40 MHz crystal
- Primary Oscillator in EC Mode supports: 0.8 MHz to 64 MHz input

To use the PLL when the input frequency is not within the 4 MHz to 8 MHz range, follow the procedure given below:

- 1. Power-up the device with internal FRC or primary oscillator without PLL.
- 2. Change the PLLDIV, PLLPRE and PLLPOST bit values, based on the input frequency, to meet these PLL requirements:
 - The PFD input frequency (FREF) must be in the range of 0.8 MHz to 8.0 MHz
 - The VCO output frequency (Fvco) must be in the range of 100 MHz to 200 MHz
- 3. Switch the clock to the PLL mode in software.

48.7.2 PLL Lock Status

Whenever the PLL input frequency, the PLL prescaler or the PLL feedback divisor is changed, the PLL requires a finite amount of time (TLOCK) to synchronize to the new settings.

TLOCK is applied when PLL is selected as the clock source at Power-on Reset, or during a clock switching operation. The value of TLOCK is relative to the time at which the clock is available to the PLL input. For example, with the primary oscillator, TLOCK starts after the OST delay. Refer to **48.5.1 "Oscillator Start-up Time"** for detailed information about oscillator start-up delay. Refer to specific device data sheet for typical TLOCK values.

The PLL Lock Status (LOCK) bit in the Oscillator Control (OSCCON<5>) register is a read-only bit that indicates the Lock status of the PLL. The LOCK bit is cleared at Power-on Reset and on a clock-switch operation when the PLL is selected as the destination clock source. It remains clear when any clock source not using the PLL is selected. It is a good practice to wait for the LOCK bit to be set before executing code after a clock switch event in which the PLL is enabled.

Note: The PLL Prescaler (PLLPRE) and PLL Feedback Divisor (PLLDIV) should not be changed when operating in PLL mode. You must clock switch to a non-PLL mode (e.g., Internal FRC), to make the necessary changes, and then clock switch back to the PLL mode.

48.7.2.1 SETUP FOR USING PLL WITH PRIMARY OSCILLATOR (Posc)

The following procedure can be used to set up the PLL to operate the device at 40 MIPS with a 10 MHz external crystal:

- To execute instructions at 40 MHz, ensure that the required system clock frequency is Fosc = 2 • FcY = 80 MHz.
- 2. Ensure that the default reset values of PLLPRE, PLLPOST and PLLDIV meet the PLL and user requirements:
 - FREF = 0.5 FIN = 5 MHz
 - Fosc = 6.25 FIN = 62.5 MHz
 - Fvco = 25 Fin = 250 MHz
 - · Fvco is not meeting the PLL requirement
 - · Fosc is not meeting the user requirement
- 3. If the PLL and user requirements are met, directly configure the FNOSC bits (FOSCSEL<2:0>) to select the primary oscillator with PLL at Power-on Reset. Otherwise, if the PLL and user requirements are not met, follow these steps:
 - a) Select the PLL postscaler to meet the VCO output frequency requirement (100 MHz < Fvco < 200 MHz):
 - Select a PLL postscaler ratio of N2 = 2
 - Ensure that Fvco = (Fosc N2) = 160 MHz
 - b) Select the PLL prescaler to meet the PFD input frequency requirement (0.8 MHz < FREF < 8 MHz):
 - Select a PLL prescaler ratio of N1 = 2
 - Ensure that FREF = (FIN/N1) = 5 MHz
 - c) Select the PLL feedback divisor to generate the required VCO output frequency based on the PFD input frequency:
 - Fvco = Fref M
 - M = Fvco/Fref = 32
 - d) Configure the FNOSC bits (FOSCSEL<2:0>) to select a clock source without the PLL (e.g., Internal FRC) at Power-on Reset.
 - e) In the main program, change the PLL prescaler, PLL postscaler and PLL feedback divisor values to those decided upon in the previous steps, and then perform a clock switch to the PLL mode.

Example 48-1 illustrates the code sequence for using PLL with the primary oscillator. See **48.12** "**Clock Switching**" for a clock switching code example.

```
Example 48-1: Code Example for Using PLL with Primary Oscillator (Posc)
```

```
// Select internal FRC at POR
FOSCSEL(FNOSC FRC);
// Enable clock switching and configure POSC in XT mode
_FOSC(FCKSM_CSECMD & OSCIOFNC_OFF & POSCMD_XT);
int main()
// Configure PLL prescaler, PLL postscaler, and PLL divisor
PLLFBD=30; // M = 32
CLKDIVbits.PLLPRE=0; // N1 = 2
CLKDIVbits.PLLPOST=0; // N2 = 2
// Initiate clock switch to primary oscillator with PLL (NOSC = 0b011)
__builtin_write_OSCCONH(0x03);
__builtin_write_OSCCONL(0x01);
// Wait for clock switch to occur
while (OSCCONbits.COSC != 0b011);
// Wait for PLL to lock
while(OSCCONbits.LOCK!=1) {};
```

48.7.2.2 SETUP FOR USING PLL WITH 7.37 MHz INTERNAL FRC

The following procedure can be used to set up the PLL to operate the device at 40 MIPS with a 7.37 MHz internal FRC.

- To execute instructions at 40 MHz, ensure that the system clock frequency is FOSC = 2 • FCY = 80 MHz.
- 2. Ensure that the default Reset values of PLLPRE, PLLPOST and PLLDIV meet the PLL and user requirements:
 - FREF = 0.5 FIN = 3.68 MHz
 - Fosc = 6.25 FIN = 46 MHz
 - Fvco = 25 Fin = 184 MHz
 - · Fosc is not meeting the user requirement
- 3. If the PLL and user requirements are met, directly configure the FNOSC bits (FOSCSEL<2:0>) to select the primary oscillator with PLL at Power-on Reset. Otherwise, if the PLL and user requirements are not met, follow these steps:
 - a) Select the PLL postscaler to meet the VCO output frequency requirement (100 MHz < Fvco < 200 MHz):
 - Select a PLL postscaler ratio of N2 = 2
 - Ensure that Fvco = (Fosc N2) = 160 MHz
 - b) Select the PLL prescaler to meet the PFD input frequency requirement (0.8 MHz < FREF < 8 MHz):
 - Select a PLL prescaler ratio of N1 = 2
 - Ensure that FREF = (Fin/N1) = 3.68 MHz
 - c) Select the PLL feedback divisor to generate the required VCO output frequency based on the PFD input frequency:
 - FVCO = FREF M
 - M = Fvco/Fref = 43

- d) Configure the FNOSC bits (FOSCSEL<2:0>) to select a clock source without PLL (e.g., Internal FRC) at Power-on Reset.
- e) In the main program, change the PLL prescaler, PLL postscaler and PLL feedback divisor to meet the user and PLL requirement, and then perform a clock switch to the PLL mode.

Example 48-2 illustrates the code sequence for using PLL with a 7.37 MHz Internal FRC. See **48.12** "Clock Switching" for a clock switching code example.

Example 48-2: Code Example for Using PLL with 7.37 MHz Internal FRC

```
// Select internal FRC at POR
FOSCSEL(FNOSC FRC);
// Enable clock switching and configure
FOSC(FCKSM CSECMD & OSCIOFNC OFF);
int main()
{
// Configure PLL prescaler, PLL postscaler, and PLL divisor
                   //M = 43
PLLFBD = 41;
CLKDIVbits.PLLPRE=0; // N1 = 2
CLKDIVbits.PLLPOST=0; // N2 = 2
// Initiate clock switch to internal FRC with PLL (NOSC = 0b001)
__builtin_write_OSCCONH(0x01);
__builtin_write_OSCCONL(0x01);
// Wait for clock switch to occur
while (OSCCONbits.COSC != 0b001);
// Wait for PLL to lock
while(OSCCONbits.LOCK!=1) {};
```

48.8 LOW-POWER SECONDARY OSCILLATOR (Sosc)

The Low-Power Secondary Oscillator (SOSC) enables a 32.768 kHz watch crystal to be attached to the dsPIC33F device as a secondary crystal clock source for low-power operation. It uses the SOSCI and SOSCO pins. The low-power secondary oscillator can also drive Timer1 for Real-Time Clock (RTC) application.

48.8.1 Secondary Oscillator for System Clock

The low-power secondary oscillator is enabled as the system clock when,

- the Initial Oscillator Source Selection (FNOSC<2:0>) Configuration bits in the Oscillator Source Selection (FOSCSEL<2:0>) register are appropriately set to select the secondary oscillator at a Power-on Reset.
- the user application initiates a clock switch to the secondary oscillator for low-power operation.

If the low-power secondary oscillator is not being used to provide the system clock, or if the device enters Sleep mode, it is disabled to save power.

48.8.2 Secondary Oscillator Start-up Delay

When the low-power secondary oscillator is enabled, it takes a finite amount of time to start oscillating. Refer to **48.5.1** "Oscillator Start-up Time" for details.

48.8.3 Continuous Secondary Oscillator Operation

Optionally, you can leave the secondary oscillator running at all times. The secondary oscillator is always enabled if the Secondary Oscillator Enable (LPOSCEN) bit is set in the Oscillator Control (OSCCON<1>) register.

There are two reasons to leave the low-power secondary oscillator running. First, keeping the oscillator ON at all times allows a fast switch to the 32 kHz system clock for low-power operation. Returning to the faster main oscillator still requires an oscillator start-up time if it is a crystal type source (see **48.5.1 "Oscillator Start-up Time"**).

Second, the oscillator should remain ON at all times when Timer1 is being used as a real-time clock.

Note: In Sleep mode, all clock sources (primary oscillator, internal FRC and LPRC oscillator) are shutdown, with the exception of the low-power secondary oscillator. The low-power secondary oscillator can be active in Sleep mode if the Secondary Oscillator Enable (LPOSCEN) bit is set in the Oscillator Control (OSCCON<1>) register.

48.9 LOW-POWER RC (LPRC) OSCILLATOR

The Low-Power RC (LPRC) oscillator provides a nominal clock frequency of 32 kHz. The LPRC is the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM) circuits. It can also be used to provide a low-frequency clock source option for the device in those applications where power consumption is critical and timing accuracy is not required.

48.9.1 LPRC Oscillator for System Clock

The LPRC oscillator is selected as the system clock when:

- The Initial Oscillator Source Selection (FNOSC<2:0>) bits in the Oscillator Source Selection (FOSCSEL<2:0>) register are appropriately set to select the LPRC oscillator at Power-on Reset
- · The user application initiates a clock switch to the LPRC oscillator for low-power operation

48.9.2 Enabling the LPRC Oscillator

The LPRC oscillator is the clock source for the PWRT, WDT and FSCM. It is enabled at Power-on Reset, if the Power-on Reset Timer Value Select (FPWRT) bits in the POR Configuration Fuse (FPOR<2:0>) register contain a non-zero value.

The LPRC oscillator remains enabled under these conditions:

- The FSCM is enabled
- The WDT is enabled
- · The LPRC oscillator is selected as the system clock

If none of these conditions is true, the LPRC oscillator shuts off after the PWRT expires. The LPRC oscillator is shut off in Sleep mode.

Note: The LPRC runs in Sleep mode only if the Watchdog Timer is enabled. Under all other conditions, the LPRC is disabled in Sleep mode.

48.9.3 LPRC Oscillator Start-up Delay

The LPRC oscillator starts up instantly, unlike a crystal oscillator, which can take several milliseconds to begin oscillation.

Note: The clock frequency of the LPRC oscillator will vary depending on the device voltage and operating temperature. Refer to the "Electrical Characteristics" section in the specific device data sheet for details.

48.10 AUXILIARY PLL MODULE FOR ADC AND PWM SYSTEM CLOCK

The auxiliary PLL can be used to provide a high-speed clock to peripherals such as the PWM and the ADC. The ACLKCON register selects the reference clock and output dividers for obtaining the necessary auxiliary clock for the PWM and ADC modules. The auxiliary clock for the PWM and ADC can be either:

- Internal FRC (7.37 MHz nominal)
- · Primary Oscillator
- FRC with PLL
- Primary Oscillator with PLL
- Auxiliary PLL

48.10.1 Enabling the Auxiliary PLL

To enable the auxiliary PLL, the following steps must be performed:

- Select the reference clock for the auxiliary PLL by setting the ASRCSEL bit (ACLKCON<7>) for the primary oscillator or by setting the FRCSEL bit (ACLKCON<6>) for the FRC.
- 2. Enable the auxiliary PLL by setting the ENAPLL bit (ACLKCON<15>).
- 3. Select the clock source for the auxiliary clock output divider by setting the SELACLK bit (ACLKCON<13>).
- 4. Select the appropriate clock divider by setting the APSTSCLR<2:0> bits (ACLKCON<10:8>).
- 5. Ensure that the auxiliary PLL has locked and is ready for operation. This is done by polling the APLLCK bit (ACLKCON<14>).

Example 48-3 illustrates the code sequence that set up the auxiliary PLL for 120 MHz using the internal FRC as a clock reference.

Example 48-3: Enabling the Auxiliary PLL

Note: If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less.

48.10.2 Auxiliary Clock Output Divider

The Auxiliary Clock Output Divider (APSTSCLR<2:0>) bits in the Auxiliary Clock Control register (ACLKCON<10:8>) divide the auxiliary clock, which allow a lower frequency to be chosen. These bits allow for eight postscaler settings, from 1:1 to 1:256, as shown in Table 48-7.

Table 48-7: Pl	L Mode Defaults
----------------	-----------------

Register	Bit Field
111	Divide by 1
110	Divide by 2
101	Divide by 4
100	Divide by 8
011	Divide by 16
010	Divide by 32
001	Divide by 64
000	Divide by 256 (default setting)

48.11 FAIL-SAFE CLOCK MONITOR (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate in the event of an oscillator failure. The FSCM function is enabled by programming the Clock Switching Mode (FCKSM<1:0>) Configuration bits in the Oscillator Configuration (FOSC<7:6>) register at the time of device programming. When FSCM is enabled (FCKSM = 00), the LPRC internal oscillator will run at all times except during Sleep mode.

The FSCM monitors the system clock. If it does not detect a system clock within a specific period of time (typically 2 ms, maximum 4 ms), it generates a clock failure trap and switches the system clock to the FRC oscillator. The user application then has the option to either attempt to restart the oscillator or execute a controlled shutdown.

Note: The FSCM does not wake-up the device if the clock fails while the device is in Sleep mode.

The FSCM takes the following actions when it switches to the FRC oscillator:

- The Current Oscillator Selection (COSC<2:0>) bits (OSCCON<14:12>) are loaded with '000' (Internal FRC).
- The Clock Fail Detect (CF) bit (OSCCON<3>) is set to indicate the clock failure.
- The Oscillator Switch Enable (OSWEN) control bit (OSCCON<0>) is cleared to cancel any pending clock switches.

48.11.1 FSCM Delay

The FSCM monitors the system clock for activity after the system clock is ready and the nominal delay (TFSCM) has elapsed.

The FSCM delay (TFSCM) is applied when the FSCM is enabled and the primary oscillator is selected as the system clock.

Refer to **Section 8. "Reset"** (DS70192) in the *"dsPIC33F Family Reference Manual"* for additional information.

```
Note: Refer to the "Electrical Characteristics" section of the specific device data sheet for 
TFSCM values.
```

48.11.2 FSCM and WDT

The FSCM and WDT both use the LPRC oscillator as their time base. In the event of a clock failure, the WDT is unaffected and continues to run on the LPRC.

48.12 CLOCK SWITCHING

Clock switching can be initiated as a result of a hardware event or a software request. Typical scenarios include:

- Two-Speed Start-up sequence upon Power-on Reset, which initially uses the internal FRC oscillator for quick start-up, and then automatically switches to the selected clock source when the clock is ready.
- FSCM automatically switches to internal FRC oscillator on a clock failure.
- The user application requests clock switching by setting the OSWEN bit (OSCCON<0>), causing the hardware to switch to the clock source selected by the NOSC bits (OSCCON<10:8>) when the clock is ready.

In each of these cases, the clock switch event assures that the proper make-before-break sequence is executed (i.e., the new clock source must be ready before the old clock is deactivated and code must continue to execute as clock switching occurs.)

With few limitations, applications are free to switch between any of the four clock sources (Posc, Sosc, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33F devices have a safeguard lock built into the switch process (i.e., the OSCCON register is write-protected during clock switching).

48.12.1 Enabling Clock Switching

The Clock Switching Mode (FCKSM<1:0>) Configuration bits in the Oscillator Configuration (FOSC<7:6>) register must be programmed to enable clock switching and the Fail-Safe Clock Monitor (see Table 48-8).

Table 48-8: Configurable Clock Switching Modes

FCKSM<1:0> Values	Clock Switching Configuration	FSCM Configuration
lx	Disabled	Disabled
01	Enabled	Disabled
00	Enabled	Enabled

The first bit determines if clock switching is enabled ('0') or disabled ('1'). The second bit determines if the FSCM is enabled ('0') or disabled ('1'). FSCM can only be enabled if clock switching is also enabled. If clock switching is disabled ('1'), the value of the second bit is irrelevant.

48.12.2 Clock Switch Sequence

The recommended procedure for a clock switch is as follows:

- 1. Read the COSC bits (OSCCON<14:12>) to determine the current oscillator source (if this is relevant to the application).
- 2. Execute the unlock sequence to allow a write to the high byte of the OSCCON register.
- 3. Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Execute the unlock sequence to allow a write to the low byte of the OSCCON register.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

After the above steps are completed, the clock switch logic performs the following:

- The clock switching hardware compares the OSCCON<COSC> status bits with the new value of the NOSC control bit (OSCCON<10:8>). If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit (OSCCON<0>) is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the PLL Lock (OSCCON<5>) and Clock Fail (OSCCON<3>) status bits are cleared.

- 3. The new oscillator is turned on by the hardware (if it is not currently running). If a Crystal oscillator (primary/secondary) must be turned on, the hardware waits ToscD until the crystal starts oscillating and then until TosT expires. If the new source uses the PLL, the hardware waits until a PLL lock is detected (OSCCON<5> = 1).
- 4. The hardware waits for the new clock source to stabilize and then performs the clock switch.
- 5. The hardware clears the OSWEN bit (OSCCON<0>) to indicate a successful clock transition. In addition, the NOSC bit (OSCCON<10:8>) values are transferred to the COSC status bits (OSCCON<14:12>).
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled). The timing of the transition between clock sources is as shown in Figure 48-10.

Note 1: Clock switching between XT, HS and EC primary oscillator modes is not possible without reprogramming the device.

- 2: Direct clock switching between PLL modes is not possible. For example, clock switching should not occur between primary oscillator with PLL and internal FRC oscillator with PLL.
- 3: Setting the CLKLOCK bit (OSCCON<7>) prevents clock switching when clock switching is enabled and fail-safe clock monitoring is disabled by the FCKSM Configuration bits (FOSC<7:6> = 01). The OSCCON<7> bit cannot be cleared once it is set by the software. It clears on Power-on Reset.
- **4:** The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.

Figure 48-10: Clock Transition Timing Diagram

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte in two back-to-back instructions:
 - Write 0x0078 to OSCCON<15:8>
 - Write 0x009A to OSCCON<15:8>
- 3. In the instruction immediately following the unlock sequence, write the new oscillator source to the NOSC control bits (OSCCON<10:8>).
- 4. Execute the unlock sequence for the OSCCON low byte in two, back-to-back instructions:
 - Write 0x0046 to OSCCON<7:0>
 - Write 0x0057 to OSCCON<7:0>
- In the instruction immediately following the unlock sequence, set the OSWEN bit (OSCCON<0>).
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Check to see if OSCCON<0> is '0'. If it is, the switch is successful.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value)
	See MPLAB IDE Help for more information.

Example 48-4 illustrates the code sequence for unlocking the OSCCON register and switching from FRC with PLL clock to the LPRC clock source.

Example 48-4: Code Example for Clock Switching

```
;Place the new oscillator selection (NOSC=0b101) in W0
MOV #0x15,WREG
;OSCCONH (high byte) Unlock Sequence
MOV
       #OSCCONH, w1
MOV
       #0x78, w2
MOV
       #0x9A, w3
MOV.B w2, [w1] ; Write 0x0078
MOV.B w3, [w1] ; Write 0x009A
;Set new oscillator selection
MOV.B w0, [w1]
; Place 0x01 in W0 for setting Clock Switch Enabled bit
MOV
       #0x01, w0
;OSCCONL (low byte) Unlock Sequence
MOV
       #OSCCONL, w1
MOV
       #0x46, w2
       #0x57, w3
MOV
MOV.B w2, [w1] ; Write 0x0046
MOV.B w3, [w1]
                ; Write 0x0057
; Enable clock switch
MOV.B WREG, OSCCONH; Request clock switching by setting the OSWEN bit
wait:
       btsc
              OSCCONL, #OSWEN
       bra
              wait
```

48.12.3 Clock Switching Consideration

When you incorporate clock switching into an application, issues to keep in mind when designing your code include:

- The OSCCON unlock sequence is extremely timing critical. The OSCCON register byte is only writable for one instruction cycle following the sequence. Some high-level languages, such as C, may not preserve the timing-sensitive sequence of instructions when compiled. When clock switching is required for an application written in a high-level language, it is best to create the routine in assembler and link it to the application, calling it as a function when it is required.
- If the destination clock source is a crystal oscillator, the clock switch time will be dominated by the oscillator start-up time.
- If the new clock source does not start, or is not present, the clock switching hardware will continue to run from the current clock source. Your software can detect this situation because the OSWEN bit (OSCCON<0>) remains set indefinitely.
- If the new clock source uses the PLL, a clock switch will not occur until lock has been achieved. Your software can detect a loss of PLL lock because the LOCK bit (OSCCON<5>) is cleared and the OSWEN bit (OSCCON<0>) is set.
- Switching to a low-frequency clock source will result in slow device operation.

48.12.4 Aborting a Clock Switch

If a clock switch does not complete, the clock switch logic can be Reset by clearing the OSWEN bit (OSCCON<0>). When OSWEN is cleared, the clock switch process is aborted, the Oscillator Start Timer (if applicable) is stopped and reset, and the PLL (if applicable) is stopped.

Typical assembly code for aborting a clock switch is shown in Example 48-5. A clock switch procedure can be aborted at any time. A clock switch that is already in progress can also be aborted by performing a second clock switch.

Example 48-5: Aborting a Clock Switch

MOV	#OSCCON,W1	;	Pointer to OSCCON
MOV.b	#0x46,W2	;	First unlock code
MOV.b	#0x57,W3	;	Second unlock code
MOV.b	W2, [W1]	;	Write first unlock code
MOV.b	W3, [W1]	;	Write second unlock code
BCLR	OSCCON, #OSWEN	;	ABORT the switch

48.12.5 Entering Sleep Mode During a Clock Switch

If the device enters Sleep mode during a clock switch operation, the clock switch operation is aborted. The processor keeps the old clock selection, and the OSWEN bit is cleared. The PWRSAV instruction is then executed normally.

It is particularly useful to perform a clock switch to the internal FRC oscillator before entering Sleep mode as this will ensure fast wake-up from Sleep.

48.13 TWO-SPEED START-UP

The Internal External Start-up Option (IESO) Configuration bit in the Oscillator Source Selection (FOSCSEL<7>) register specifies whether to start the device with a user application-selected oscillator source or to initially start with the internal FRC and then switch automatically to the user application-selected oscillator. If this bit is set to '1', the device will always power up on the internal FRC oscillator, regardless of the other oscillator source settings (FOSCSEL<2:0>). The device then automatically switches to the specified oscillator, when it is ready.

Unless FSCM is enabled, the FRC oscillator is automatically turned off immediately after the clock switch is completed. The Two-Speed Start-up option is a faster way to get the device up and running and works independently of the state of the Clock Switching mode configuration bits FCKSM<1:0> (FOSC<7:6>).

Two-Speed Start-up is particularly useful when an external oscillator is selected by the FOSCSEL Configuration bits (FOSC<2:0) and a crystal-based oscillator has a longer start-up time.

As an internal RC oscillator, the FRC clock source is available almost immediately following Power-on Reset. With Two-Speed Start-up, the device starts executing code in its default oscillator configuration (FRC). The device continues to operate in this mode until the specified external oscillator source becomes stable, and at the same time it automatically switches to that source.

User code can check which clock source is currently providing the device clocking by checking the status of the COSC bits (OSCCON<14:12>) against the NOSC bits (OSCCON<10:8>). If these two sets of bits match, the clock switch has been completed successfully and the device is running from the intended clock source.

Note: Two-Speed Start-up is redundant if the selected device clock source is FRC.

48.14 REFERENCE CLOCK OUTPUT

The reference clock output provides a clock signal to any remappable pin (RPx). The reference clock can be either the external oscillator or the system clock.

The ROSEL bit in the Reference Oscillator Control (REFOCON) register selects between the external oscillator and the system clock. The RODIV bits in the REFOCON register scale the reference clock to a desired clock output.

Figure 48-1 shows a block diagram for the reference clock. See the REFOCON register (Register 48-10) for the bits associated with the reference clock output. Refer to the specific device data sheet regarding peripheral remapping.

48.15 REGISTER MAPS

Table 48-9 maps the bit functions for the Oscillator Special Function Control registers. Table 48-10 maps the bit functions for the Oscillator Configuration registers.

 Table 48-9:
 Oscillator Special Function Control Registers

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OSCCON	_		COSC<2:0>		-	NOSC<2:0>		CLKLOCK	—	LOCK	PRCDEN	CF	TSEQEN	LPOSCEN	OSWEN	₀₀₀₀ (1)	
CLKDIV	ROI		DOZE<2:0>		DOZEN	F	RCDIV<2:0)>	PLLPOST<1:0> — PLLPRE<4:0>							3040	
PLLFBD	_	_	_	_	_	_	_		PLLDIV<8:0>								0030
OSCTUN		TSEQ3<3:0> TSEQ2<3:0> TSEQ1<3:0> TL								TUT	N<3:0>	0000					
OSCTUN2		TSEQ7<3:0> TSEQ6<3:0> TSEQ4<3:0> TSEQ4<3:0>									0000						
LFSR				LF	SR<14:8>	LFSR<7:0>									0000		
ACLKCON	ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR<2:0>		ASRCSEL	FRCSEL	_	_	_	_	_	_	0000	
REFOCON	ROON	_	ROSSLP	ROSEL		RODIV<3:0>		_	_	_	_	_	_	_	_	0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: OSCCON register Reset values are dependent on the FOSCSEL Configuration bits and type of Reset.

Table 48-10: Oscillator Configuration Registers

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
FOSCSEL	—	—	—	—	—	—	—	—	IESO	—	—	—	—	FNOSC<2:0>			xxxx ⁽²⁾
FOSC	_	_	_	_	_	_	_	_	FCKS	SM<1:0>	IOL1WAY ⁽¹⁾	_	_	OSCIOFNC POSCMD<1:0>		D<1:0>	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The IOL1WAY bit is not available on all dsPIC33F devices. Refer to the specific device data sheet for more information.

2: Configuration bits are programmed during device programming and it retains the programmed values on Reset.

48.16 RELATED APPLICATION NOTES

This section lists application notes that pertain to this section of the manual. These application notes may not be written specifically for the dsPIC33F product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Oscillator (Part V) module include:

Title	Application Note #
PICmicro [®] Microcontroller Oscillator Design Guide	AN588
Low-Power Design using PICmicro [®] Microcontrollers	AN606
Crystal Oscillator Basics and Crystal Selection for $rfPIC^{\texttt{R}}$ and $PICmicro^{\texttt{R}}$ D	evices AN826

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F family of devices.

48.17 REVISION HISTORY

Revision A (June 2009)

This is the initial released revision of this document.