

Section 45. High-Speed Analog Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

45.1	Introduction	
45.2	Module Description	
45.3	Control Registers	
45.4	Configuring the High-Speed Analog Comparator	
45.5	Application Information	
45.6	High-Speed Analog Comparator Limitations	
45.7	Register Map	
45.8	Related Application Notes	45-14
45.9	Revision History	

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the "**High-Speed Analog Comparator**" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

45.1 INTRODUCTION

The High-Speed Analog Comparator module in Switch Mode Power Supply (SMPS) and Digital Power Conversion devices provides a way to monitor voltage and current in a power conversion application. The analog comparator provides the user with the ability to implement Current Mode Control (CMC) in power conversion applications.

The High-Speed Analog Comparator module contains up to four high-speed analog comparators with dedicated 10-bit Digital-to-Analog Converters (DACs), which provide a programmable reference voltage to one input of the comparator.

The High-Speed Analog Comparator module consists of the following key features:

- Up to four analog comparators
- Dedicated 10-bit DAC for each analog comparator
- Programmable output polarity
- Interrupt generation capability
- Up to 16 selectable input sources
- · Control for comparator hysteresis
- Comparator pulse stretcher
- Digital filter for comparator output
- DAC output to device pin
- Multiple voltage references for the DAC:
 - AVDD/2
 - Internal Reference 1.2V ±1%
 - External Reference < (AVDD 1.6V)
- Interrupt generation capability
- Functional support for High-Speed Pulse-Width Modulation (PWM) module, which includes:
 - PWM duty cycle control
 - PWM period control
 - PWM Fault detect

45.2 MODULE DESCRIPTION

Depending on the device variant, SMPS dsPIC[®] devices feature either a standard or enhanced High-Speed Analog Comparator module, as illustrated in Figure 45-1 and Figure 45-2, respectively. Refer to the "**High-Speed Analog Comparator**" chapter in the specific device data sheet, to determine which Comparator module applies to your device.

The High-Speed Analog Comparator module provides high-speed operation with a typical delay of 20 ns with a typical offset voltage of ± 5 mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC module and detect voltage transients with the High-Speed Analog Comparator module.









h-Speed Analog Comparator

45

45.3 CONTROL REGISTERS

The following registers are used to configure the High-Speed Analog Comparator module:

CMPCONx: Comparator x Control Register

This register is used to configure the comparator voltage reference source, input pin and output polarity. Depending on the device variant, there are up to four individual registers (CMPCON1 to CMPCON4), which correspond to the respective comparator.

• CMPDACx: Comparator x DAC Control Register

The contents of this register determine the threshold voltage for the comparator. Depending on the device variant, there are up to four individual registers (CMPDAC1 to CMPDAC4), which correspond to the respective comparator.

R/W-0	U-0	U-0 R/W-0 R/W		R/W-0	R/W-0	R/W-0	R/W-0						
CMPON	_	CMPSIDL	HYSS	EL<1:0>	FLTREN	FCLKSEL	DACOE ⁽¹⁾						
bit 15						· · · · · · · · · · · · · · · · · · ·	bit 8						
R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0						
INSEL	<1:0>	EXTREF	HYSPOL	CMPSTAT	HGAIN	CMPPOL	RANGE						
bit 7							bit 0						
Legend:													
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown						
bit 15	CMPON: Con	nparator A/D O	perating Mod	le bit									
	1 = Comparat	or module is er	nabled										
	0 = Comparat	or module is di	sabled (redu	ces power cons	sumption)								
bit 14	Unimplemen	ted: Read as ')'										
bit 13	CMPSIDL: Co	omparator Stop	in Idle Mode	bit									
	1 = The comp	arator clocks w	vill be stopped	d and the bias of	current will be d	isabled. The co	mparators will						
	0 = No operat	ional changes f	or the compa	rators from nor	mal mode. The	comparators wi	ll recover from						
	Idle mode					·							
	If a device ha	s multiple com	parators, any	CMPSIDL bit	set to '1' will dis	able all compa	rators while in						
	Idle mode.	a											
bit 12-11	HYSSEL<1:0	>: Comparator	Hysteresis S	elect bits									
	11 = 45 mV h 10 = 30 mV h	vsteresis											
	01 = 15 mV h	ysteresis											
	00 = No hyste	eresis selected											
bit 10	FLTREN: Dig	-LTREN: Digital Filter Enable bit											
	1 = Digital filter is enabled												
1 * 0	0 = Digital filte	er is disabled	D 1 0 1										
bit 9	FCLKSEL: D	igital Filter and	Pulse Stretch	her Clock Selec	ct bit								
	\perp = Digital Filter and Pulse Stretcher operates with PVVM clock 0 = Digital Filter and Pulse Stretcher operates with system clock												
bit 8	DACOE: DAC)F: DAC Output Enable bit ⁽¹⁾											
	1 = DAC analog voltage is output to DACOUT pin ⁽²⁾												
	0 = DAC anal	og voltage is n	ot connected	to DACOUT pi	n								
bit 7-6	INSEL<1:0>:	Comparator In	put Source S	elect bits									
	11 = Select C	MPxD input pir	ו										
	10 = Select C	MPxC input pir	1										
	01 = Select C 00 = Select C	MPxA input pir	י ו										
bit 5	EXTREF: Ext	ernal Referenc	e Enable bit										
	1 = External	source provide	es reference	to DAC (max	imum DAC vol	tage determine	d by external						
	voltage s	voltage source)											
	$0 = \text{Internal } \mathbf{r}$	eference sour	ces provide i	reference to D	AC (maximum	DAC voltage d	letermined by						
	RANGE	on setting)											

Register 45-1:	CMPCONx:	Comparator x	Control Register
----------------	----------	--------------	-------------------------

Note 1: The DACOE bit is not implemented in the dsPIC33FJ06GS001 device.

2: At any given time, DACOUT can only be associated with a single comparator.

Register 45-1:	CMPCONx: Comparator x Control Register (Continued)
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit
	 1 = Hysteresis is applied to falling edge of the comparator output 0 = Hysteresis is applied to rising edge of the comparator output
bit 3	CMPSTAT: Current state of comparator output including CMPPOL selection
bit 2	HGAIN: DAC High Gain Enable bit
	 1 = Reference DAC output to comparator is scaled to 1.8 times 0 = Reference DAC output to comparator is scaled to 1.0 times
bit 1	CMPPOL: Comparator Output Polarity Control bit
	1 = Output is inverted
	0 = Output is not inverted
bit 0	RANGE: DAC Output Voltage Range bit
	1 = High range: Maximum DAC value = AVDD/2 (1.65V at 3.3V AVDD) 0 = Low range: Maximum DAC value = INTREF (1.2V \pm 1%)

- Note 1: The DACOE bit is not implemented in the dsPIC33FJ06GS001 device.
 - 2: At any given time, DACOUT can only be associated with a single comparator.

U-0	U-0 U-0 U-0		U-0	U-0	U-0	U-0 R/W-0			
—	— —		_	_	_	CMRE	F<9:8>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0		
			CMRE	F<7:0>					
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl∉	s cleared x = Bit is unknown				
bit 15-10	Unimpleme	n ted: Read as '	0'						
bit 9-0	CMREF<9:0	>: Comparator	Reference Vo	Itage Select bi	ts				
	1111111111	1 = (CMREF * I	INTREF/1024)) or [CMREF *	(AVDD/2)/1024]	volts dependir	ng on RANGE		
		bit, or (CMF	<pre><ef *="" extref<="" pre=""></ef></pre>	⁻ /1024) if the E	EXTREF bit is se	t			
	•								
	•								
	•								
	0000000000	V0.0 = 0							
Noto 1			an cource the		a of the DAC is I	ower than the	cot volue due		
NOLE I.	to the presence (of an internal El	lectrostatic Dis	charge (ESD)	e or the DAC is i	tor For a typic	set value uue		
. ;	an internal ESD	resistor of appr	oximately 300	Ω and EXTRE	F of 1.8V, the di	fference in out	put voltage of		

the DAC varies from 7 mV (for CMREF = 0x000) to 97 mV (for CMREF = 0x3FF).

2: The ESD resistor has no effect when using INTREF or AVDD/2 as the DAC reference source.

Register 45-2:	CMPDACx: Comparator x DAC Control Register
----------------	--

45.4 CONFIGURING THE HIGH-SPEED ANALOG COMPARATOR

The High-Speed Analog Comparator module is configured using the Comparator x Control (CMPCONx) register. The Comparator Input Source Select bits, INSEL<1:0> (CMPCONx<7:6>) are used to select the comparator input pin. The signal to be monitored must be connected to this pin.

The External Reference Enable bit, EXTREF (CMPCONx<5>), selects between an external reference source or the internal reference source. If the EXTREF bit is set (CMPCONx<5> = 1), the voltage applied to the EXTREF pin provides the comparator reference voltage.

If the EXTREF bit is cleared (CMPCONx<5> = 0), the DAC Output Voltage Range bit, RANGE (CMPCONx<0>), determines the comparator reference voltage. If low range is selected (CMPCONx<0> = 0), the internal band gap reference (INTREF) provides the comparator reference voltage. If high range is selected (CMPCONx<0> = 1), AVDD/2 provides the comparator reference voltage. The polarity of the analog comparator is selected by configuring the Comparator Output Polarity Control bit, CMPPOL (CMPCONx<1>).

45.4.1 10-Bit DAC

Each analog comparator in the High-Speed Analog Comparator module has a dedicated 10-bit DAC that is used to program the comparator threshold voltage.

Each DAC has an output enable bit in the DAC Output Enable bit, DACOE (CMPCONx<8>), that enables the DAC reference voltage to be an output on the device (DACOUT). The DACOUT can only be associated with a single comparator at any given time. When more than one DACOE bit (CMPCONx<8>) is set, the DACOUT pin will reflect the DAC output of the comparator with the highest priority. The comparator priority is based on the comparator number, with Comparator 1 having the highest priority.

The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with an ADC input.

The reduced range option (INTREF) is typically used when monitoring currents through a current sense shunt resistor. Generally, the measured voltages in such applications are small (< 1.25V); therefore, the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

45.4.2 DAC Buffer Gain

The output of the DAC is amplified through the DAC buffer. The amplifier functions as a 1x gain amplifier, or as a 1.8x gain amplifier. The gain is selected by configuring the DAC High Gain Enable bit, HGAIN (CMPCONx<2>).

Using the 1.8x gain option will increase the reference voltage of the analog comparator up to a maximum of 3.0V. Selecting a higher reference voltage for the analog comparator can improve the signal-to-noise ratio in SMPS and motor control applications.

45.4.3 Pulse Stretcher

The analog comparator can respond to a very fast transient signals. To avoid a comparator malfunction, after choosing the comparator output polarity using the CMPPOL bit (CMPCONx<1>), the signal is passed to a pulse stretching circuit.

For reliable operation, the pulse stretcher waits for the comparator output to be in a high state or low state for at least three times the selected clock cycles or three PWM cycles. The digital filter and pulse stretcher clock are selected by configuring the Digital Filter and Pulse Stretcher Clock Select bit, FCLKSEL (CMPCONx<9>).

45.4.4 Digital Filter

The digital filter processes the comparator signal from the pulse stretcher circuit. The digital filter is enabled by the Digital Filter Enable bit, FLTREN (CMPCONx<10>). The digital filter operates with the clock selected by the FCLKSEL bit (CMPCONx<9>). The comparator signal must be stable either in a high state or low state for at least three times the selected clock cycles or three PWM cycles for it to pass through the digital filter.

45.4.5 Comparator Outputs

The selected output polarity, pulse stretched and digital filtered comparator signal are made available to the PWM module as a current-limit and/or Fault signal. The stretched and filtered comparator signal is then used as a status signal, and to generate interrupt request signals. The comparator signal to the PWM module is directly generated from the comparator output and is not filtered by the digital filter and pulse stretcher.

- **Note 1:** Some of the devices support four virtual RPn pins and these pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example the output of the analog comparator can be connected to RP26. This configuration allows the analog comparator output on RP26.
 - 2: Refer to the "I/O Ports" chapter in the specific device data sheet for the availability of Virtual pins.

Example 45-1: Remapping of Analog Comparator Output on the Virtual Pin

```
/* Remapping of comparator output on the virtual pin*/
```

- /* RP26 tied to Analog Comparator Output 2 */
- RPOR13bits.RP26R= 0b101000;

45.4.6 Interaction with Digital I/O Pin Buffers

When the High-Speed Analog Comparator module is enabled, and a pin is selected as the source for the comparator, the digital input buffer associated with that pin will be disabled. This is done to prevent excessive current in the digital buffer due to analog input voltages.

45.4.7 Glitch Filter

In many motor and power control applications, the analog comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of the input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is '0', an input string of '001010110111' will only yield an output state of '1' at the end of the example sequence after the three consecutive '1's. Similarly, a sequence of three consecutive '0's are required before the output will change to a '0' state.

Because of the requirement of three similar consecutive states for the filter, the selected digital filter clock period must be one-third or less than the maximum desired comparator response time.

In Sleep mode or Idle mode, the glitch filter is bypassed to enable an asynchronous signal from the comparator to the interrupt controller. This asynchronous signal can be used to wake-up the processor from Sleep mode or Idle mode.

45.4.8 Analog Comparator Interrupt

The analog comparator interrupt can be used to service the comparator switching event and can be enabled or disabled from the interrupt controller. The analog comparator interrupt, if enabled, generates the comparator interrupt signal on the rising edge of the comparator output following the polarity processing through the CMPPOL bit (CMPCONx<1>), and the subsequent processing by the pulse stretcher and the digital filter logic.

It is very important that the interrupt be generated only on the selected rising edge and not on the subsequent falling edge. If the CMPPOL bit (CMPCONx<1>) is changed during operation, the CMPPOL bit (CMPCONx<1>) change will not cause an interrupt. Only the selected edge of an actual change of the comparator output status will initiate an interrupt.

Note: To guarantee an interrupt request to pass through the glitch filter, the comparator output must remain active for at least three instruction cycles. The comparator signal to the PWM module is directly generated from the comparator output and does not get filtered by the digital filter and pulse stretcher.

45

45.4.9 Comparator Hysteresis Control

The Comparator Hysteresis Select bits, HYSSEL<1:0> (CMPCONx<12:11>), specify the amount of hysteresis for the analog comparator. The Comparator Hysteresis Polarity Select bit, HYSPOL (CMPCONx<4>), specifies whether hysteresis is applied to the rising edge or falling edge of the signal.

Configuration of hysteresis (see Example 45-2) helps the comparator to avoid oscillation (that is, toggling of the comparator output), which could be caused by noise in the non-inverting input.

Example 45-2: Configuration of Hysteresis Control

45.4.10 Operation in Sleep and Idle Modes

The comparator can be disabled while in Idle mode by setting the Comparator Stop in Idle Mode bit, CMPSIDL (CMPCONx<13>), to '1'. Setting the CMPSIDL bit (CMPCONx<13>) for any one of the comparators causes the entire High-Speed Analog Comparator module to be disabled while in Idle mode.

If the High-Speed Analog Comparator module is disabled (CMPCONx<15> = 0), all of the analog comparators and the DACs are disabled to reduce power consumption.

45.5 APPLICATION INFORMATION

The High-Speed Analog Comparator module provides comparators that can be used in many power conversion applications. The outputs of the High-Speed Analog Comparator module can be used to perform the following functions:

- · Generate an interrupt
- Trigger an ADC sample and convert process
- Truncate the PWM signal (current-limit)
- Truncate the PWM period (current reset)
- Disable the PWM outputs (Fault latch)

The output of the High-Speed Analog Comparator module can be used in multiple modes at the same time. For example, comparator output can be used to generate an interrupt, have the ADC take a sample and convert it, and truncate the PWM output, all in response to a voltage being detected beyond its expected value.

The High-Speed Analog Comparator module can also be used to wake-up the system from Sleep mode or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

The potential applications of the High-Speed Analog Comparator module are numerous and varied. The following section describes some typical applications in power conversion circuits.

45.5.1 Power Factor Correction (PFC) Boost Converter: PWM Reset Using the High-Speed Analog Comparator

Analog comparators are widely used in PFC boost converter applications as illustrated in Figure 45-3. The High-Speed Analog Comparator module can be utilized for this application instead of adding expensive circuitry. The High-Speed Analog Comparator is used in conjunction with the High-Speed Power Supply PWM module to generate the Current Reset mode PWM signal. For more information on this PWM mode of operation, refer to **Section 43. "High-Speed PWM**" (DS70323).

The High-Speed Analog Comparator is configured to reset the PWM module when the measured current through the inductor falls below the minimum acceptable current level. This minimum current level is determined by the application.

Initially, the power semiconductor switch is turned ON. After a constant ON time, the switch is turned OFF and the PWM module waits for the current to decay below the comparator threshold. When the current falls below the threshold, the comparator resets the PWM module, turning the power semiconductor switch back ON, and thereby energizing the inductor.



Figure 45-3: Application of Current Reset PWM Mode

45.6 HIGH-SPEED ANALOG COMPARATOR LIMITATIONS

45.6.1 Comparator Input Range

The High-Speed Analog Comparator has a limitation for the input Common Mode Range (CMR) to not exceed (AVDD - 1.5V). The HGAIN bit (CMPCONx <2>) is enabled, and the High-Speed Analog Comparator input Common Mode Range (CMR) can be extended to 3V. This means that both inputs to the comparator (the selected CMPx input pin and the selected reference source) should be within this range. As long as one of the inputs is within the CMR, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated. If both inputs exceed the CMR, the comparator output will be indeterminate.

45.6.2 DAC Input Range

The maximum reference voltage input to the DAC should not exceed (AVDD - 1.6V). If the external reference voltage input exceeds this value, the DAC output will become indeterminate.

45.6.3 EXTREF Range

If EXTREF is selected as the comparator reference source, the voltage at the EXTREF pin should not exceed (AVDD - 1.5V). If the voltage at EXTREF pin exceeds this value, the comparator output may become unpredictable.

45.7 REGISTER MAP

A summary of the registers associated with the High-Speed Analog Comparator module is provided in Table 45-1.

Table 45-1: Analog Comparator Control Register Map⁽¹⁾

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMPCONx	CMPON	_	CMPSIDL	HYSSE	L<1:0>	FLTREN	FCLKSEL	DACOE	INSEL	<1:0>	EXTREF	HYSPOL	CMPSTAT	HGAIN	CMPPOL	RANGE	0000
CMPDACx	—		-	—	_	—	CMREF<9:0>							0000			

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all bits are available on all dsPIC33F/PIC24H devices. Refer to the specific device data sheet for more information.

45.8 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed Analog Comparator module are:

Title

Application Note

No related application notes at this time.

N/A

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33F/PIC24H device family.

45.9 REVISION HISTORY

Revision A (August 2007)

This is the initial released version of the document

Revision B (December 2010)

This revision includes the following updates:

- Added a note at the beginning of the section, which provides information on complementary documentation
- Updated the dsPIC33F references in the entire document as dsPIC33F/PIC24H
- Added Figure 45-1: High-Speed Analog Comparator Equivalent Circuit
- Updated the CMPSIDL bit definition in Register 45-1
- Added a note after Register 45-2
- Added 45.4.8 "Analog Comparator Interrupt"
- Added "If the High-Speed Analog Comparator module is disabled (CMPCONx<15> = 0), all of the analog comparators and the DACs are disabled to reduce power consumption."
- · Changes to text and formatting were incorporated throughout the document

Revision C (June 2011)

This revision includes the following updates:

- Examples:
 - Added Example 45-2
- Figures:
 - Removed Figure 45-1: High-Speed Analog Comparator Equivalent Circuit
 - Added Figure 45-2
- Notes:
 - Removed Note 1 in Register 45-1
 - Added Note 2 in Register 45-1 and Register 45-2
 - Removed Note 3 in Register 45-2
 - Updated the Note in 45.4.8 "Analog Comparator Interrupt"
 - Added Note 1 in Table 45-1
- Registers:
 - Updated Register 45-1
- Sections:
 - Updated 45.1 "Introduction"
 - Updated the CMPDACx: Comparator x DAC Control Register description in 45.3 "Control Registers"
 - Updated the third paragraph in 45.4 "Configuring the High-Speed Analog Comparator"
 - Added the following sub sections: 45.4.2 "DAC Buffer Gain", 45.4.3 "Pulse Stretcher", 45.4.4 "Digital Filter" and 45.4.5 "Comparator Outputs"
 - Removed 45.4.6 "Programmable Hysteresis Band"
 - Updated 45.4.7 "Glitch Filter"
 - Updated 45.4.8 "Analog Comparator Interrupt"
 - Added 45.4.10 "Operation in Sleep and Idle Modes"
- Tables:
 - Updated Table 45-1
- Updated all dsPIC33F references to dsPIC33F/PIC24H
- · Changes to text and formatting were incorporated throughout the document

Revision D (August 2012)

This revision incorporates the following updates:

- Examples:
 - Added Example 45-1 in 45.4.5 "Comparator Outputs"
- Notes:
 - Added a note in 45.4.5 "Comparator Outputs"
- · Changes to text and formatting were incorporated throughout the document

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV — ISO/TS 16949 —

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-503-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

SAMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820