

Section 44. High-Speed 10-Bit ADC

HIGHLIGHTS

This section of the manual contains the following major topics:

44-51

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the "**High-Speed 10-Bit ADC**" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

44.1 INTRODUCTION

This section describes the features and associated operational modes of the High-Speed 10-Bit Analog-to-Digital Converter (ADC) available on the dsPIC33F/PIC24H family of devices.

The High-Speed 10-Bit ADC module has the following key features:

- 10-bit resolution
- 4 Msps conversion rate at 3.3V (devices with two Successive Approximation Registers (SARs))
- 2 Msps conversion rate at 3.3V (devices with one SAR)
- · Independent Start of Conversion (SOC) trigger selection for each analog input pair
- Up to six dedicated Sample-and-Hold (S&H) circuits with asynchronous sampling option
- · Two shared S&H circuits on devices with two SARs
- One shared S&H circuit on devices with one SAR
- Dedicated result register for each analog input
- Unipolar inputs

Power conversion applications often require voltage and current measurements for each control loop. Therefore, the 26 analog inputs of the High-Speed 10-Bit ADC module are grouped in 13 pairs. A pair is a combination of even and odd numbered analog inputs, such as AN0 and AN1, AN2 and AN3, and so on. The ADC always converts a single pair of analog inputs at a time. Whether the conversion happens in parallel or sequential manner depends on the number of SAR converters available on the device.

Note: The available analog inputs and SAR converters may vary depending on the device variant. Refer to the specific device data sheet for details.

Each analog input pair (for example, Pair 0 (AN0, AN1), Pair 1 (AN2, AN3)) receives a separate conversion request. The conversion request can be selected from a variety of sources (see Figure 44-7). If multiple analog input pairs receive a conversion request at the same time, the conversion requests are prioritized. Analog input Pair 0 has the highest priority, and analog input Pair 12 has the lowest priority.

Figure 44-1 illustrates a block diagram of the High-Speed 10-Bit ADC with a dual SAR converter. In the High-Speed 10-Bit ADC module, the even and odd numbered analog inputs are converted in parallel, thereby providing 4 Msps throughput using two 2 Msps SAR converters. The even numbered analog inputs are converted by one SAR, and the odd numbered analog inputs are converted by another SAR. The dual SAR device has a separate shared S&H circuit for even and odd numbered analog inputs to keep the analog input constant for the respective SAR during conversion.

The separate shared S&H circuit for even and odd numbered analog inputs also provides the option to sample both the inputs (the even and odd input) in a pair simultaneously, thus preserving the relative phase information between the signals on both analog inputs.

Figure 44-2 illustrates a block diagram of the High-Speed 10-Bit ADC with a single SAR converter. In the High-Speed 10-Bit ADC module, the even and odd numbered analog inputs are converted sequentially. Unlike a dual SAR device, it has a single shared S&H circuit for even and odd numbered analog inputs. Therefore, the analog input pairs that use the shared S&H circuit for both inputs are sampled sequentially. Each of the first four analog input pairs in both the single and dual SAR device has a dedicated S&H circuit for even numbered analog inputs (ANO, AN2, AN4 and AN6). The dedicated S&H circuit allows the respective analog input to be sampled on a conversion request without any latency (zero latency).



Figure 44-1: High-Speed 10-Bit ADC with Two SAR Converters⁽²⁾

- Note 1: Depending on the device variant, these inputs may be connected to EXTREF or the internal voltage reference. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for more information.
 - 2: The available analog inputs and the dedicated S&H circuit may vary depending on the device variant. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for more information.





The available analog inputs and the dedicated S&H circuit may vary depending on the device variant. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for more information.

44.2 CONTROL REGISTERS

This section outlines the specific functions of each register that controls the operation of the High-Speed 10-Bit ADC module.

Note: Not all control registers are available on all devices. Refer to the specific device data sheet for more information.

ADCON: ADC Control Register

This register configures the sample conversion sequence, enables the ADC module, and is used to set up the clock divider for the ADC clock.

ADSTAT: ADC Status Register

This register contains the Pair Data Ready (PxRDY) flag to indicate the analog input pair that caused the common ADC interrupt. The Pair Data Ready flag is cleared in the specific pair handler.

• ADBASE: ADC Base Register(1,2)

This register contains a unique offset value based on the analog input pair that caused the common ADC interrupt. It is read in the common ADC interrupt to branch to the specific analog pair handler.

ADPCFG: ADC Port Configuration Register

This register configures the analog input pins as analog inputs or digital I/O.

• ADPCFG2: ADC Port Configuration Register 2

This register configures the analog input pins as analog inputs or digital I/O.

ADCPC0: ADC Convert Pair Control Register 0

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 0 and Pair 1.

ADCPC1: ADC Convert Pair Control Register 1

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 2 and Pair 3.

ADCPC2: ADC Convert Pair Control Register 2

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 4 and Pair 5.

ADCPC3: ADC Convert Pair Control Register 3

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 6 and Pair 7.

ADCPC4: ADC Convert Pair Control Register 4

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 8 and Pair 9.

ADCPC5: ADC Convert Pair Control Register 5

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 10 and Pair 11.

ADCPC6: ADC Convert Pair Control Register 6

This register selects the trigger source, enables the common ADC interrupt, and allows software trigger generation for Analog Input Pair 12.

© 2008-2013 Microchip Technology Inc.

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W, HC-0	U-0	R/W-0
ADON	—	ADSIDL	SLOWCLK ⁽¹⁾		GSWTRG	—	FORM ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-1	R/W-1
EIE ⁽¹⁾	ORDER ^(1,2)	SEQSAMP ^(1,2)	ASYNCSAMP ⁽¹⁾	_		ADCS<2:0>(1)	
bit 7			I				bit 0
							,
Legend:	HC = Cleared	by Hardware					
R = Readable	bit	W = Writable bit			plemented bit	, read as '0'	
-n = Value at I	POR	'1' = Bit is set		0' = Bit is	cleared	x = Bit is unkr	iown
bit 15	ADON: ADC	Operating Mode	bit				
	1 = ADC mod	ule is operating					
	0 = ADC mod	ule is off					
bit 14	Unimplemen	ted: Read as '0'					
bit 13	ADSIDL: ADO	C Stop in Idle Mo	de bit				
	1 = Discontinues 0 = Continues	ues module operations module operations	ation when device e	enters Idle	mode		
bit 12	SLOWCLK: E	Enable Slow Cloc	k Divider bit ⁽¹⁾				
	1 = ADC is clo 0 = ADC is clo	ocked by the aux ock by the primar	iliary PLL (ACLK) y PLL (Fvco)				
bit 11	Unimplemen	ted: Read as '0'					
bit 10	GSWTRG: G	lobal Software Tr	igger bit				
	When this bit registers. This	is set, it trigger s bit is automatica	s conversions if se ally cleared in hard	elected by ware.	the TRGSRC	<4:0> bits in th	ne ADCPCx
bit 9	Unimplemen	ted: Read as '0'					
bit 8	FORM: Data	Output Format bi	t(1)				
	1 = Fractional 0 = Integer (D	(Dout = dddd)out = 0000 000	dddd dd00 0000 1d dddd dddd))			
bit 7	EIE: Early Inte	errupt Enable bit(1)				
	1 = Interrupt i 0 = Interrupt i	s generated after	first conversion is second conversion	completed	ted		
bit 6	ORDER: Con	version Order bit	(1,2)				
	1 = Odd numl	bered analog inpu	ut is converted first,	followed b	y conversion	of even numbe	red input
	0 = Even num	bered analog inp	out is converted firs	t, followed	by conversion	of odd number	red input
bit 5	SEQSAMP: S	Sequential Sampl	e Enable bit ^(1,2)				
	1 = Shared S	&H circuit is sam	pled at the start of t	he second	conversion if (ORDER = 0. If (ORDER = 1,
	0 = Shared S	S&H circuit and c	ledicated S&H circ	uit are sar	npled simultar	neously, if the s	shared S&H
	circuit is	not currently busy	with an existing c	onversion	process. If the	shared S&H ci	rcuit is busy
	at the tim the new o	e the dedicated S conversion cycle.	S&H circuit is sampl	ed, the sha	ared S&H circi	uit will sample a	it the start of
bit 4	ASYNCSAM	P: Asynchronous	Dedicated S&H Sa	mpling En	able bit ⁽¹⁾		
	1 = The dedi	cated S&H circui	t is constantly sam	pling and	terminates the	e sampling as	soon as the
	trigger pu	Ise is detected				1-4	
	0 = The dedi	cated S&H circuit	t starts sampling wi	nen the trig	ger event is c	etected and co	mpletes the
	Samping						

Register 44-1: ADCON: ADC Control Register

Note 1: This control bit can only be changed while the ADC module is disabled (ADON = 0).

2: This control bit is active on devices that have one SAR.

Register 44-1: ADCON: ADC Control Register (Continued)

- bit 3 Unimplemented: Read as '0'
- bit 2-0 ADCS<2:0>: ADC Conversion Clock Divider Select bits⁽¹⁾

111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5

011 = FADC/4 (default)

- 010 = FADC/3
- 001 = FADC/2
- 000 = FADC/1
- **Note 1:** This control bit can only be changed while the ADC module is disabled (ADON = 0).
 - 2: This control bit is active on devices that have one SAR.

44

U-0	U-0	U-0	R/C-0, HS				
—	—	—	P12RDY	P11RDY	P10RDY	P9RDY	P8RDY
bit 15							bit 8

Register 44-2: ADSTAT: ADC Status Register

| R/C-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| P7RDY | P6RDY | P5RDY | P4RDY | P3RDY | P2RDY | P1RDY | P0RDY |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clearable bit	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12	P12RDY: Conversion Data for Pair 12 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 11	P11RDY: Conversion Data for Pair 11 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 10	P10RDY: Conversion Data for Pair 10 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 9	P9RDY: Conversion Data for Pair 9 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 8	P8RDY: Conversion Data for Pair 8 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 7	P7RDY: Conversion Data for Pair 7 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 6	P6RDY: Conversion Data for Pair 6 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 5	P5RDY: Conversion Data for Pair 5 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 4	P4RDY: Conversion Data for Pair 4 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 3	P3RDY: Conversion Data for Pair 3 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 2	P2RDY: Conversion Data for Pair 2 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 1	P1RDY: Conversion Data for Pair 1 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 0	PORDY: Conversion Data for Pair 0 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.

Note: Not all PxRDY bits are available on all devices. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for information on available analog inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ADBA	SE<14:7>				
bit 15 bit 8								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
ADBASE<6:0> —							—	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

Register 44-3: ADBASE: ADC Base Register^(1,2)

bit 15-1	ADBASE<14:0>: ADC Base Register bits
----------	--------------------------------------

This register contains the base address of the user's ADC Interrupt Service Routine jump table. This register, when read, contains the sum of the ADBASE register contents and the encoded value of the PxRDY Status bits. The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the highest priority and P12RDY is the lowest priority.

bit 0 Unimplemented: Read as '0'

- Note 1: The encoding results are shifted left two bits. Therefore, bits<1:0> of the result are always zero.
 - **2:** As an alternative to using the ADBASE register, the ADCP0-12 ADC pair conversion complete interrupts can be used to invoke ADC conversion completion routines for individual ADC input pairs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7					•		bit 0
Legend:							

Register 44-4: ADPCFG: ADC Port Configuration Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0	PCFG<15:0>: ADC Port Configuration Control bits
	 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note: Not all bits are available on all devices. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for information on available analog inputs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown

Register 44-5: ADPCFG2: ADC Port Configuration Register 2

bit 15-8 Unimplemented: Read as '0'

bit 7-0 PCFG<23:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note: Not all bits are available on all devices. Refer to the "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" chapter in the specific device data sheet for information on available analog inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN1	PEND1	SWTRG1 ⁽¹⁾			TRGSRC1<4:	0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN0	PEND0	SWTRG0 ⁽¹⁾		TRGSRC0<4:0>				
bit 7	·						bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	x = Bit is unknown	
bit 15	IRQEN1: Inte	errupt Request E	Enable 1 bit					
	1 = Enables t	he IRQ generat	ion when red	uested convers	sion of channe	Is AN3 and AN2	is completed	
	0 = IRQ is no	t generated						
bit 14	PEND1: Pen	ding Conversior	n Status 1 bit					
	1 = Conversion of Channels AN3 and AN2 is pending: this is set when selected trigger is asset							

Register 44-6: ADCPC0: ADC Convert Pair Control Register 0

bit 13 SWTRG1: Software Trigger 1 bit⁽¹⁾

1 = Starts conversion of AN3 and AN2 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND1 bit is set

0 = Conversion has not started

0 = Conversion is complete

Note 1: Before setting this bit as '1', the trigger source must be set as individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

High-Speed 10-Bit ADC

Register 44-6:	ADCPC0: ADC Convert Pair Control Register 0 (Continued)						
bit 12-8	TRGSRC1<4:0>: Trigger 1 Source Selection bits						
	Selects trigger source for conversion of Analog Channels AN3 and AN2.						
	11111 = Timer2 period match						
	11110 = PWM Generator 8 current-limit ADC trigger						
	11101 = PWM Generator 7 current-limit ADC trigger						
	11100 = PWM Generator 6 current-limit ADC trigger						
	11011 = PWM Generator 5 current-limit ADC trigger						
	11010 = PWM Generator 4 current-limit ADC trigger						
	11001 = PWM Generator 3 current-limit ADC trigger						
	11000 = PWM Generator 2 current-limit ADC trigger						
	10111 = PWM Generator 1 current-limit ADC trigger						
	10110 = PWM Generator 9 secondary trigger selected						
	10101 = PWM Generator 8 secondary trigger selected						
	10100 = PWM Generator 7 secondary trigger selected						
	10011 = PWM Generator 6 secondary trigger selected						
	10010 = PWM Generator 5 secondary trigger selected						
	10001 = PWM Generator 4 secondary trigger selected						
	10000 = PWM Generator 3 secondary trigger selected						
	01111 = PWM Generator 2 secondary trigger selected						
	01110 = PWM Generator 1 secondary trigger selected						
	01101 = Reserved						
	01100 = Timer'i period match						
	01011 = PWM Generator 8 primary trigger selected						
	01010 = PWM Generator / primary trigger selected						
	01001 = PWM Generator 6 primary trigger selected						
	01000 = PWM Generator 5 primary trigger selected						
	00111 = PWM Generator 4 primary trigger selected						
	00110 = PWM Generator 3 primary trigger selected						
	00101 = PWM Generator 2 primary trigger selected						
	00010 - FWM Generator i primary ingger selected						
	00011 - FWW Special Event Higger selected						
	00010 - Global software trigger selected						
	00001 = No conversion enabled						
bit 7	IRQEN0: Interrupt Request Enable 0 bit						
	1 = Enables the IRQ generation when requested conversion of Channels AN1 and AN0 is completed						
	0 = IRQ is not generated						
bit 6	PEND0: Pending Conversion Status 0 bit						
	1 = Conversion of Channels AN1 and AN0 is pending; this is set when selected trigger is asserted						
	0 = Conversion is complete						
bit 5	SWTRG0: Software Trigger 0 bit ⁽¹⁾						
	 1 = Starts conversion of AN1 and AN0 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND0 bit is set 						
	0 = Conversion has not started						

Note 1: Before setting this bit as '1', the trigger source must be set as individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-6: ADCPC0: ADC Convert Pair Control Register 0 (Continued)

- bit 4-0 TRGSRC0<4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of Analog Channels AN1 and AN0. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
 - **Note 1:** Before setting this bit as '1', the trigger source must be set as individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

44

IRQEN3PEND3SWTRG3(1)TRGSRC3<4:0>bit 15 $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ IRQEN2PEND2SWTRG2(1)TRGSRC2<4:0>bit 7Legend: R = Readable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0' '0' = Bit is clearedn = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown	′W-0				
bit 15R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0RIRQEN2PEND2SWTRG2 ⁽¹⁾ TRGSRC2<4:0>bit 7Legend: R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' '0' = Bit is clearedx = Bit is unknown					
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R IRQEN2 PEND2 SWTRG2 ⁽¹⁾ TRGSRC2<4:0> Image: Comparison of the c	bit 8				
IRQEN2 PEND2 SWTRG2 ⁽¹⁾ TRGSRC2<4:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	/W-0				
bit 7 Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown	bit 0				
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					
bit 15 IRQEN3: Interrupt Reguest Enable 3 bit					
 1 = Enables the IRQ generation when requested conversion of channels AN7 and AN6 is cor 0 = IRQ is not generated 	npleted				
bit 14 PEND3: Pending Conversion Status 3 bit					
1 = Conversion of Channels AN7 and AN6 is pending; this is set when selected trigger is asserted 0 = Conversion is complete					
bit 13 SWTRG3: Software Trigger 3 bit ⁽¹⁾					
 1 = Starts conversion of AN7 and AN6 (if selected in TRGSRC bits); this bit is automatically by hardware when the PEND3 bit is set 	cleared				
0 = Conversion has not started					

Register 44-7: ADCPC1: ADC Convert Pair Control Register 1

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-7: ADCPC1: ADC Convert Pair Control Register 1 (Continued)

bit 12-8	TRGSRC3<4:0>: Trigger 3 Source Selection bits Selects trigger source for conversion of Analog Channels AN7 and AN6. 11111 = Timer2 period match 11100 = PWM Generator 8 current-limit ADC trigger 1100 = PWM Generator 5 current-limit ADC trigger 1101 = PWM Generator 5 current-limit ADC trigger 1101 = PWM Generator 4 current-limit ADC trigger 1101 = PWM Generator 3 current-limit ADC trigger 1100 = PWM Generator 1 current-limit ADC trigger 1101 = PWM Generator 2 current-limit ADC trigger 1010 = PWM Generator 1 current-limit ADC trigger 1011 = PWM Generator 3 secondary trigger selected 1010 = PWM Generator 7 secondary trigger selected 1010 = PWM Generator 7 secondary trigger selected 1010 = PWM Generator 3 secondary trigger selected 1011 = PWM Generator 3 secondary trigger selected 1000 = PWM Generator 3 secondary trigger selected 1011 = PWM Generator 3 secondary trigger selected 1011 = PWM Generator 3 secondary trigger selected 1111 = PWM Generator 3 secondary trigger selected 1111 = PWM Generator 4 secondary trigger selected 1111 = PWM Generator 5 primary trigger selected 1111 = PWM Generator 7 primary trigger selected 1111 = PWM Generator 7 primary trigger selected 1111 = PWM Generat	
bit 7	 00000 = No conversion enabled IRQEN2: Interrupt Request Enable 2 bit 1 = Enables the IRQ generation when requested conversion of Channels AN5 and AN4 is completed 	4
bit 6	0 = IRQ is not generated PEND2: Pending Conversion Status 2 bit	
	1 = Conversion of Channels AN5 and AN4 is pending; this is set when selected trigger is asserted 0 = Conversion is complete	10-
bit 5	 SWTRG2: Software Trigger 2 bit⁽¹⁾ 1 = Starts conversion of AN5 and AN4 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND2 bit is set 0 = Conversion has not started 	Bit ADC

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-7: ADCPC1: ADC Convert Pair Control Register 1 (Continued)

- bit 4-0 TRGSRC2<4:0>: Trigger 2 Source Selection bits Selects trigger source for conversion of Analog Channels AN5 and AN4. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN5	PEND5	SWTRG5 ⁽¹⁾			TRGSRC5<4:0)>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN4	PEND4	SWTRG4 ⁽¹⁾		1011 0	TRGSRC4<4:()>	
bit 7	1	1					bit 0
Legend:							
R = Readable bit W = Writa			pit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	IRQEN5: Inte	rrupt Request E	Enable 5 bit				
	1 = Enables tl 0 = IRQ is no	he IRQ generation	on when requ	uested conversion	on of Channels	AN11 and AN10) is completed
bit 14	PEND5: Pend	ding Conversion	n Status 5 bit				
	1 = Conversion of Channels AN11 and AN10 is pending; this is set when selected trigger is asse 0 = Conversion is complete					er is asserted	
bit 13	SWTRG5: So	oftware Trigger 5	5 bit ⁽¹⁾				
	 1 = Starts conversion of AN11 and AN10 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND5 bit is set 						

Register 44-8: ADCPC2: ADC Convert Pair Control Register 2

- 0 = Conversion has not started
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

High-Spee 10-Bit ADC

Register 44-8:	ADCPC2: ADC Convert Pair Control Register 2 (Continued)					
bit 12-8	TRGSRC5<4:0>: Trigger 5 Source Selection bits					
	Selects trigger source for conversion of Analog Channels AN11 and AN10.					
	11111 = Timer2 period match					
	11110 = PWM Generator 8 current-limit ADC trigger					
	11101 = PWM Generator 7 current-limit ADC trigger					
	11100 = PWM Generator 6 current-limit ADC trigger					
	11011 = PWM Generator 5 current-limit ADC trigger					
	11010 = PWM Generator 4 current-limit ADC trigger					
	11001 = PWM Generator 3 current-limit ADC trigger					
	11000 = PWM Generator 2 current-limit ADC trigger					
	10111 = PWM Generator 1 current-limit ADC trigger					
	10110 = PWM Generator 9 secondary trigger selected					
	10101 = PWM Generator 8 secondary trigger selected					
	10100 = PWM Generator 7 secondary trigger selected					
	10011 = PWM Generator 6 secondary trigger selected					
	10010 = PWM Generator 5 secondary trigger selected					
	10001 = PWM Generator 4 secondary trigger selected					
	10000 = PWM Generator 3 secondary trigger selected					
	01111 = PWM Generator 2 secondary trigger selected					
	01110 = PWM Generator 1 secondary trigger selected					
	01101 = Reserved					
	01100 = Timer'i period match					
	01011 = PWM Generator 8 primary trigger selected					
	01010 = PWM Generator / primary trigger selected					
	01001 = PWM Generator 6 primary trigger selected					
	01000 = PWM Generator 5 primary trigger selected					
	00111 = PWM Generator 4 primary trigger selected					
	00110 = PWM Generator 3 primary trigger selected					
	00101 = PWM Generator 2 primary trigger selected					
	00110 = PWM Generator i primary ingger selected					
	00011 - FWW Special Event Higger selected					
	00010 - Global software trigger selected					
	00001 - Individual Software ingger Selected					
bit 7	IRQEN4: Interrupt Request Enable 4 bit					
	1 = Enables the IRO generation when requested conversion of Channels AN9 and AN8 is completed					
	0 = IRQ is not generated					
bit 6	PEND4: Pending Conversion Status 4 bit					
	1 = Conversion of Channels AN9 and AN8 is pending; this is set when selected trigger is asserted					
	0 = Conversion is complete					
bit 5	SWTRG4: Software Trigger 4 bit ⁽¹⁾					
	1 = Starts conversion of AN9 and AN8 (if selected in TRGSRC bits); this bit is automatically cleared					
	0 = Conversion has not started					

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-8: ADCPC2: ADC Convert Pair Control Register 2 (Continued)

- bit 4-0 TRGSRC4<4:0>: Trigger 4 Source Selection bits Selects trigger source for conversion of Analog Channels AN9 and AN8. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

44

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN7	PEND7	SWTRG7 ⁽¹⁾			TRGSRC7<4:0	>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN6	PEND6	SWTRG6 ⁽¹⁾			TRGSRC6<4:0	>		
bit 7							bit 0	
r]	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared		ared	x = Bit is unknown		
bit 15 IROEN7: Interrupt Request Enable 7 bit								
	1 = Enables t 0 = IRQ is no	he IRQ generation	on when requ	ested conversio	n of Channels /	AN15 and AN14	is completed	
bit 14	PEND7: Pen	ding Conversion	Status 7 bit					
	1 = Conversion 0 = Conversion	on of Channels A	AN15 and AN	114 is pending;	this is set whe	n selected trigge	er is asserted	
bit 13	SWTRG7: So	oftware Trigger 7	′ bit ⁽¹⁾					
	 1 = Starts conversion of AN15 and AN14 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND7 bit is set 						tically cleared	
	0 = Conversi	ion has not start	ed					

Register 44-9: ADCPC3: ADC Convert Pair Control Register 3

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-9: ADCPC3: ADC Convert Pair Control Register 3 (Continued)

1.1.40.0		
dit 12-8	IRGSRU/<4:0>: Irigger / Source Selection bits	
	Selects trigger source for conversion of Analog Channels AN15 and AN14.	
	11111 = Timerz period match	
	11110 - PWM Generator 7 current limit ADC trigger	
	11100 = PWM Generator 6 current-limit ADC trigger	
	11001 = PWM Generator 5 current-limit ADC trigger	
	11010 = PWM Generator 4 current-limit ADC trigger	
	11001 = PWM Generator 3 current-limit ADC trigger	
	11000 = PWM Generator 2 current-limit ADC trigger	
	10111 = PWM Generator 1 current-limit ADC trigger	
	10110 = PWM Generator 9 secondary trigger selected	
	10101 = PWM Generator 8 secondary trigger selected	
	10100 = PWM Generator 7 secondary trigger selected	
	10011 = PWM Generator 6 secondary trigger selected	
	10010 = PWM Generator 5 secondary trigger selected	
	10001 = PWM Generator 4 secondary trigger selected	
	10000 = PWM Generator 3 secondary trigger selected	
	01111 = PWM Generator 2 secondary trigger selected	
	01110 = PWM Generator 1 secondary trigger selected	
	01101 = Reserved	
	01100 = Timer1 period match	
	01011 = PWM Generator 8 primary trigger selected	
	01010 = PWM Generator 7 primary trigger selected	
	01001 = PWM Generator 6 primary trigger selected	
	01000 = PWM Generator 5 primary trigger selected	
	00111 = PWM Generator 4 primary trigger selected	
	00110 = PWM Generator 3 primary trigger selected	
	00101 = PWM Generator 2 primary trigger selected	
	00100 = PWM Generator 1 primary trigger selected	
	00011 = PWM Special Event Trigger selected	
	00010 - Global software trigger selected	
	00000 - No conversion enabled	
bit 7	IROEN6: Interrupt Request Enable 6 bit	
	1 - Enables the IBO generation when requested conversion of Channels AM12 and AM12 is completed	
	1 = Enables the IRQ generation when requested conversion of Channels ANTS and ANTZ is completed 0 = IRQ is not generated	2
bit 6	PEND6: Pending Conversion Status 6 bit	
	 1 = Conversion of Channels AN13 and AN12 is pending; this is set when selected trigger is asserted 0 = Conversion is complete 	10
bit 5	SWTRG6: Software Trigger 6 bit ⁽¹⁾	ά
	 1 = Starts conversion of AN13 and AN12 (if selected in TRGSRC bits); this bit is automatically cleared by hardware when the PEND6 bit is set a Conversion has not started 	t ADC

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-9: ADCPC3: ADC Convert Pair Control Register 3 (Continued)

- bit 4-0 TRGSRC6<4:0>: Trigger 6 Source Selection bits Selects trigger source for conversion of Analog Channels AN13 and AN12. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN9	PEND9	SWTRG9 ⁽¹⁾			TRGSRC9<4:0	>	
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN8	PEND8	SWTRG8 ⁽¹⁾			TRGSRC8<4:0	>	
bit 7		1 1					bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	IRQEN9: Inte	errupt Request E	Enable 9 bit				
	1 = Enables 0 = IRQ is no	RQ generation	when reques	sted conversion	of Channels Al	N19 and AN18	is completed
bit 14	PEND9: Pen	ding Conversior	n Status 9 bit				
	 1 = Conversion of Channels AN19 and AN18 is pending; set when selected trigger is asserted 0 = Conversion is complete 					sserted	
bit 13	SWTRG9: So	oftware Trigger 9	9 bit ⁽¹⁾				
	1 = Starts co PEND9 I	onversion of AN bit is set	19 and AN1	8; this bit is au	utomatically cle	ared by hardw	are when the

Register 44-10: ADCPC4: ADC Convert Pair Control Register 4

- 0 = Conversion has not started
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-10: ADCPC4: ADC Convert Pair Control Register 4 (Continued)

bit 12-8	TRGSRC9<4:0>: Trigger 9 Source Selection bits						
	Selects trigger source for conversion of Analog Channels AN19 and AN18.						
	11111 = Timer2 period match						
	11110 = PWM Generator 8 current-limit ADC trigger						
	11101 = PWM Generator 7 current-limit ADC trigger						
	11100 = PWM Generator 6 current-limit ADC trigger						
	11011 = PWM Generator 5 current-limit ADC trigger						
	11010 = PWM Generator 4 current-limit ADC trigger						
	11001 = PWM Generator 3 current-limit ADC trigger						
	11000 = PWM Generator 2 current-limit ADC trigger						
	10111 = PWM Generator 1 current-limit ADC trigger						
	10110 = PWM Generator 9 secondary trigger selected						
	10101 = PWM Generator 8 secondary trigger selected						
	10100 = PWM Generator / secondary trigger selected						
	10011 = PWM Generator 6 secondary trigger selected						
	10010 = PWM Generator 5 secondary trigger selected						
	10001 = PWW Generator 2 secondary trigger selected						
	11111 = PWM Generator 2 secondary trigger selected						
	$0 \perp \perp \perp = -r$ www. Generator 1 secondary trigger selected						
	01101 = Reserved						
	01100 = Timer1 period match						
	01100 = PWM Generator 8 primary trigger selected						
	01010 = PWM Generator 7 primary trigger selected						
	01001 = PWM Generator 6 primary trigger selected						
	01000 = PWM Generator 5 primary trigger selected						
	00111 = PWM Generator 4 primary trigger selected						
	00110 = PWM Generator 3 primary trigger selected						
	00101 = PWM Generator 2 primary trigger selected						
	00100 = PWM Generator 1 primary trigger selected						
	00011 = PWM Special Event Trigger selected						
	00010 = Global software trigger selected						
	00001 = Individual software trigger selected						
	00000 = No conversion enabled						
bit 7	IRQEN8: Interrupt Request Enable 8 bit						
	1 = Enables IRQ generation when requested conversion of Channels AN17 and AN16 is completed						
	0 = IRQ is not generated						
bit 6	PEND8: Pending Conversion Status 8 bit						
Sit C	1 = Conversion of Channels AN17 and AN16 is pending: set when selected trigger is asserted						
	$1 = \text{Conversion of Chamles ANT and ANTO is pending, set when selected ingger is asserted 0 = \text{Conversion is complete}$						
L:1 F	0 - Conversion is complete						
UIL D							
	1 = Starts conversion of AN17 and AN16; this bit is automatically cleared by hardware when the PEND8 bit is set						
	0 = Conversion has not started						

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-10: ADCPC4: ADC Convert Pair Control Register 4 (Continued)

- bit 4-0 TRGSRC8<4:0>: Trigger 8 Source Selection bits Selects trigger source for conversion of Analog Channels AN17 and AN16. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
 - **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

44

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN11	PEND11	SWTRG11 ⁽¹⁾		-	FRGSRC11<4:0)>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN10	PEND10	SWTRG10 ⁽¹⁾			RGSRC10<4:0)>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15 IRQEN11: Interrupt Request Enable 11 bit								
	1 = Enables 0 = IRQ is no	IRQ generation vot generated	when reques	ted conversion	of Channels Al	N23 and AN22	is completed	
bit 14	PEND11: Pe	nding Conversio	n Status 11 b	oit				
	1 = Conversion of Channels AN23 and AN22 is pending; set when selected trigger is asserted 0 = Conversion is complete						sserted	
bit 13	SWTRG11: S	Software Trigger	11 bit ⁽¹⁾					
	1 = Starts co PEND11	onversion of AN bit is set	23 and AN2	2; this bit is au	utomatically cle	ared by hardw	are when the	
	0 = Convers	ion has not start	ed					

Register 44-11: ADCPC5: ADC Convert Pair Control Register 5

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-11: ADCPC5: ADC Convert Pair Control Register 5 (Continued)

- bit 12-8 TRGSRC11<4:0>: Trigger 11 Source Selection bits Selects trigger source for conversion of Analog Channels AN23 and AN22. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled IRQEN10: Interrupt Request Enable 10 bit bit 7 1 = Enables IRQ generation when requested conversion of Channels AN21 and AN20 is completed 0 = IRQ is not generated bit 6 PEND10: Pending Conversion Status 10 bit 1 = Conversion of Channels AN21 and AN20 is pending; set when selected trigger is asserted 0 = Conversion is complete SWTRG10: Software Trigger 10 bit⁽¹⁾ bit 5 1 = Starts conversion of AN21 and AN20; this bit is automatically cleared by hardware when the PEND10 bit is set 0 = Conversion has not started
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

44

Register 44-11: ADCPC5: ADC Convert Pair Control Register 5 (Continued)

- bit 4-0 TRGSRC10<4:0>: Trigger 10 Source Selection bits Selects trigger source for conversion of Analog Channels AN21 and AN20. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
 - **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-12	: ADCPC6: A	DC Convert P	air Control R	egister 6				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN12	PEND12	SWTRG12 ⁽¹⁾		-	TRGSRC12<4:0)>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-8	Unimplemented: Read as '0'							
bit 7	IRQEN12: Int	errupt Request	Enable 12 bit	t				
	1 = Enables I	RQ generation	when request	ted conversion	of Channels AN	N25 and AN24	is completed	
	0 = IRQ is no	t generated	•				•	
bit 6	PEND12: Per	nding Conversion	on Status 12 b	bit				
	1 = Conversio	on of Channels	AN25 and AN	124 is pending:	set when selec	ted trigger is a	sserted	
	0 = Conversio	on is complete		1 0		00		
bit 5	SWTRG12: S	oftware Trigge	r 12 bit ⁽¹⁾					
	1 = Starts co	nversion of AN	125 and AN24	4: this bit is a	utomatically cle	ared by hardw	are when the	
	PEND12	bit is set		.,				
	0 = Conversi	on has not star	ted					

Note 1: Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

Register 44-12: ADCPC6: ADC Convert Pair Control Register 6 (Continued)

- bit 4-0 TRGSRC12<4:0>: Trigger 12 Source Selection bits Selects trigger source for conversion of analog channels AN25 and AN24. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
- **Note 1:** Before setting this bit as '1', the trigger source must be set as Individual software trigger. If other conversions are in progress, the conversion will be performed when the conversion sources are available.

44.3 ADC CONFIGURATION

44.3.1 ADC Clock Selection

The input clock source for the ADC module can be selected from the Auxiliary Clock (ACLK) generator or the output of the primary Phase-Locked Loop (PLL) (Fvco).

44.3.1.1 AUXILIARY CLOCK GENERATOR AS INPUT CLOCK FOR THE ADC MODULE

The Primary Oscillator Clock (POSCCLK) and Internal FRC Clock (FRCCLK) can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

The Auxiliary Clock Control register (ACLKCON) selects the reference clock and enables the auxiliary PLL and output dividers for obtaining the necessary auxiliary clock. Equation 44-1 provides the relationship between the Reference Clock (REFCLK) input frequency and the ACLK frequency.

Equation 44-1: Relationship Between REFCLK Input Frequency and ACLK Frequency

$$ACLK = \frac{(REFCLK \times M)}{N}$$

Where:

ACLK = Auxiliary Clock

REFCLK = Internal FRC clock frequency (7.37 MHz), if the internal FRC is selected as the clock source (or)

REFCLK = Primary Oscillator Clock (POSCCLK) frequency, if the primary oscillator is selected as the clock source

M = 16, if the auxiliary PLL is enabled by setting the ENAPLL bit (ACLKCON<15>)

M = 1, if the auxiliary PLL is disabled

N = Postscaler ratio selected by the Auxiliary Postscaler bits (APSTSCLR<2:0>) in the Auxiliary Clock Control register (ACLKCON<2:0>)

The ACLK for the ADC module can be derived from the system clock when the device is running in the primary PLL mode. Equation 44-2 provides the relationship between the Fvco frequency and the ACLK frequency.

Equation 44-2: Relationship between the Fvco Frequency and ACLK Frequency

 $ACLK = \frac{F_{VCO}}{N}$

Where:

ACLK = Auxiliary Clock

FVCO = Primary PLL Clock

N = Postscaler ratio selected by the APSTSCLR<2:0> bits (ACLKCON<2:0>)

Note: Some devices require that the primary PLL be configured to operate at a maximum of 30 MIPS or less if the primary PLL is selected as the clock source for the auxiliary clock. Refer to the "Oscillator Configuration" chapter in the specific device data sheet, if this requirement applies to a particular device.

44

44.3.1.2 OUTPUT OF PRIMARY PLL (Fvco) AS INPUT CLOCK FOR THE ADC MODULE

The Oscillator Control register (OSCCON) selects the REFCLK input frequency and enables the primary PLL. The PLL Feedback Divisor register (PLLFBD) selects the PLL feedback divider while the Clock Divisor register (CLKDIV) selects the PLL prescaler to generate the Fvco. Equation 44-3 is used to calculate the Fvco.

Equation 44-3: Primary PLL Clock Calculation

$$F_{VCO} = REFCLK \times \left(\frac{M}{N1}\right)$$

Where:

Fvco = Primary PLL Clock

REFCLK = Internal FRC clock frequency (7.37 MHz), if the internal FRC is selected as the clock source (or)

REFCLK = Primary Oscillator Clock (POSCCLK) frequency, if the primary oscillator is selected as the clock source

M = PLL Feedback Divider selection from the PLLFBD register (PLLDIV<8:0>)

*N*1 = PLL Phase Detector Input Divider Select bits from the CLKDIV register (PLLPRE<4:0>)

For more information on configuring the ACLK generator, refer to **Section 42. "Oscillator** (Part IV)" (DS70307).

Figure 44-3 illustrates the logic for ADC clock generation. The block diagram illustrates two ADC clock sources for the High-Speed 10-Bit ADC module. The input clock to the High-Speed 10-Bit ADC module is selected using the Enable Slow Clock Divider bit (SLOWCLK) in the ADC Control register (ADCON<12>).

- When SLOWCLK = 0, the primary PLL is chosen as the input clock to the High-Speed 10-Bit ADC module
- When SLOWCLK = 1, the auxiliary clock is chosen as the input clock to the High-Speed 10-Bit ADC module.





The clock divider ratio is controlled by the ADC Conversion Clock Divider Select bits, ADCS<2:0> (ADCON<2:0>). For more information on clock divider bit settings, see Register 44-1.

Note: The ADC clock period (TAD) should be within a range as specified in the "**Electrical Characteristics**" chapter in the specific device data sheet.

44.3.1.3 CONFIGURING ANALOG PORT PINS

The Analog/Digital Pin Configuration (ADPCFG and ADCPCFG2) and Port I/O Data Direction registers (TRISx) control the operation of the analog input pins. For more information on the port I/O registers, refer to **Section 10. "I/O Ports"** (DS70193).

To configure a port pin as an analog input, perform the following:

- 1. Clear the ADC Port Configuration Control bit (PCFGn = 0) in the ADC Port Configuration register (ADPCFG) and the ADC Port Configuration Register 2 (ADPCFG2).
- 2. Set the Port I/O Direction bit (TRISn = 1) in the TRISx register.

Note 1: When a port pin is configured as an analog input (PCFGn = 0), the Digital I/O Port register (PORTx) reads the pin as '0'.

2: When a port pin is configured as a digital input (PCFGn = 1), the user application should apply digital input levels (VIL and VIH) only.

44.3.2 Selecting Output Data Format

The ADC result is available in two different numerical formats: Unsigned Integer and Unsigned Fraction (see Figure 44-4). The Data Output Format bit, FORM (ADCON<8>), selects the output data format.



Figure 44-4: ADC Output Format

Note: The positive reference voltage is AVDD (VREFH). The negative reference voltage is AVSS (VREFL).

44.3.3 Enabling the High-Speed 10-Bit ADC Module

When the ADC Operating Mode bit, ADON (ADCON<15>) is set to '1', the High-Speed 10-Bit ADC module is in Active mode and is fully powered and functional. When the ADON bit (ADCON<15>) is set to '0', the High-Speed 10-Bit ADC module is disabled. The digital and analog portions of the circuit are turned off for maximum current savings.

After enabling the High-Speed 10-Bit ADC module, the user application must wait for the analog stages to stabilize before starting the conversion. For information on the stabilization time, refer to the **"Electrical Characteristics"** chapter in the specific device data sheet.

Note:	The Asynchronous Dedicated S&H Sampling Enable bit, ASYNCSAMP
	(ADCON<4>), Sequential Sample Enable bit, SEQSAMP (ADCON<5>), Conver-
	sion Order bit, ORDER (ADCON<6>), Early Interrupt Enable bit, EIE (ADCON<7>),
	ADCS<2:0> bits (ADCON<2:0>), SLOWCLK bit (ADCON<12>), and the FORM bit
	(ADCON<8>), should not be modified while ADON = 1. This would lead to
	indeterminate results.

44.3.4 Voltage Reference

The High-Speed 10-Bit ADC module uses analog supply pins (AVDD and AVSS) as voltage reference pins. The positive reference voltage is AVDD (VREF+) and the negative reference voltage is AVSS (VREF-). Refer to the "**Electrical Characteristics**" chapter in the specific device data sheet for specific information on the maximum and minimum values of AVDD and AVSS.

Note: The High-Speed 10-Bit ADC module does not have external reference voltage pins.

44.4 ADC CONVERSION

44.4.1 Basic Sample and Conversion Sequence

The Analog-to-Digital conversion is a three step process. Figure 44-5 illustrates each step of the process for an even numbered analog input that uses the shared (even) S&H circuit available on the dual SAR converter.

- 1. Sample Time: The analog multiplexer selects an analog input. The selected input is connected to the shared S&H circuit.
- Hold Time: The shared S&H circuit is disconnected from the analog multiplexer. It now holds the analog input for a conversion.
- 3. Conversion Time: The analog input stored in the S&H circuit is converted to equivalent digital bits.



Figure 44-5: Sample and Conversion Sequence

44.4.1.1 SAMPLE TIME

During sampling time, the selected analog input is connected to the S&H circuit capacitor. There is a minimum sample time to ensure that the S&H circuit provides the desired accuracy for the Analog-to-Digital conversion (see 44.11 "Transfer Function for 10-Bit ADC").

The following sampling modes are used in the High-Speed 10-Bit ADC module:

- Asynchronous Sampling Mode: In this mode, when not performing a conversion, the dedicated S&H circuit continuously samples the analog input. On a pair conversion request, the sampling process is terminated and the S&H circuit enters a hold state.
- Synchronous Sampling Mode: In this mode, the shared S&H circuit samples the analog input only on an ADC pair conversion request. The sampling time is 2 TAD clock cycles, where TAD is the ADC clock period.

44.4.1.2 CONVERSION TIME

During the conversion time, the stored voltage in the selected S&H circuit is converted to equivalent digital bits. The conversion time is 14 TAD clock cycles.

44.4.2 Analog Input Pair

The High-Speed 10-Bit ADC module converts the analog inputs in pairs. This module supports up to 24 external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN24 and AN25, are connected to the external reference source (EXTREF) and internal band gap voltages (1.2V), respectively. The 26 analog inputs available on the ADC module are grouped into thirteen analog input pairs. The analog input pair is a combination of an even and odd numbered analog input, such as AN0 and AN1, AN2 and AN3, and so on (see Figure 44-7). The technique of using pairs is particularly useful in power conversion applications that require voltage and current measurement for each PWM control loop.

Each of the first four analog input pairs in both single and dual SAR device has a dedicated S&H circuit to sample the even numbered analog input. For example, the dedicated S&H circuit (SH0) samples AN0, as illustrated in Figure 44-1. On a conversion request, the dedicated S&H circuit allows the corresponding analog input to be sampled without any latency (zero latency). For example, in the boost circuit (see Figure 44-6), the dedicated S&H circuit enables the peak inductor current measurement with zero latency. Any latency in sampling would lead to an incorrect result.



Figure 44-6: Example of a Power Conversion Application

44.4.2.1 ADC INPUT PAIR CONTROL REGISTERS

The High-Speed 10-Bit ADC module has up to seven ADC Pair Control registers (ADCPC0, ADCPC1, ADCPC2, ADCPC3, ADCPC4, ADCPC5 and ADCPC6) that support all thirteen of the analog input pairs. These registers support each analog input pair using the following control bits:

- Trigger x Source Selection bits (TRGSRCx<4:0>): These bits select a trigger source for an analog input pair
- Software Trigger bit (SWTRGx): This bit generates conversion request for an analog input pair in software
- Interrupt Request Enable bit (IRQENx): This bit enables an analog input pair to generate a common ADC interrupt
- Pending Conversion Status bit (PENDx): This bit indicates that a conversion is requested but has not yet finished

44.4.2.2 ADC TRIGGER SOURCE

Each analog input pair receives a separate conversion request. The analog input pairs are triggered independently for conversion. An analog pair can be triggered by using any of the following sources:

- · Individual software trigger
- · Global software triggers
- PWM Special Event Trigger
- PWM generator 'n' primary trigger (where n = 1 through 8)
- PWM generator 'n' secondary trigger (where n = 1 through 9)
- PWM generator 'n' current limit trigger (where n = 1 through 8)
- · Timer1 period match
- · Timer2 period match

The trigger source is configured by the Trigger Source Selection bits (TRGSRCx<4:0>) in the ADC Convert Pair Control registers (ADCPCx) (see Register 44-6 through Register 44-12). If multiple analog input pairs are triggered at the same time, the conversion requests are prioritized by configuring the Interrupt Priority Control registers (IPCx). Refer to the "Interrupt Controller" chapter in the specific device data sheet for more information. The Analog Input Pair 0 (AN0 and AN1) has the highest priority and the Analog Input Pair 12 (AN24 and AN25) has the lowest priority.

44.4.2.2.1 Software Trigger for Individual Pairs

Each ADC input pair can select an individual software trigger as a trigger source through the TRGSRCx<4:0> bits. After selecting the trigger source, the SWTRGx bit in the ADCPCx register, when set, can generate a conversion request for the Analog Input Pair 'x'. The SWTRGx bit is automatically cleared when the request is captured by the High-Speed 10-Bit ADC module.

44.4.2.2.2 Global Software Trigger

Each ADC input pair can select the global software trigger as a trigger source via the TRGSRCx<4:0> bits. After selecting the trigger source, the Global Software Trigger bit, GSWTRG (ADCON<10>), when set, can generate the conversion request for the selected analog input pairs. The GSWTRG bit (ADCON<10>) is automatically cleared when the request is captured by the High-Speed 10-Bit ADC module.

High-Speed 10-Bit ADC



Figure 44-7: Controlling the Analog Input Pair

44.4.2.3 RESULT REGISTER

Each analog input uses a dedicated result register to store the converted result. For example, AN0 conversion results are always stored in the ADC Conversion Result register (ADCBUF0) and the AN1 conversion results are always stored in the ADCBUF1 register.

The dedicated ADC Result registers should only be read after the ADCPx conversion has completed and the ADC Result registers have been updated. It is recommended to use the individual ADC pair interrupts (see Example 44-1) to read the ADC Result registers or the common ADC interrupt (see Example 44-2). If the ADC interrupt is not used, then the PxRDY bit in the ADSTAT register should be polled for determining when the ADC Result registers can be read. The PxRDY bit should be cleared after reading the ADC results.

44.4.2.4 INDIVIDUAL ADC PAIR INTERRUPT

The High-Speed 10-Bit ADC module also provides individual interrupt outputs, one for each analog input pair. When an analog input pair is converted, the following occurs:

- · The associated ADC pair interrupt flag (ADCPxIF) is set
- If the ADC pair interrupt (ADCPxIE) is enabled, the ADC pair conversion interrupt is generated

For more information on interrupt control and status bits, refer to **Section 41. "Interrupts** (Part IV)" (DS70300).

The analog input pair also uses an associated PENDx bit to indicate that a conversion is requested but has not yet finished. The PENDx bit is set when a trigger request for conversion is received, and it is automatically cleared after the conversion is completed. For more information on interrupt timings, refer to 44.5 "Sample and Conversion Sequence for Single SAR ADC" and 44.6 "Sample and Conversion Sequence for Dual SAR ADC".

Note: The PENDx bit is set based on the ADC clock. If the PENDx bit is to be used to determine the completion of conversion, poll the PENDx bit until it is set. This indicates that the conversion trigger has been issued. Poll the PENDx bit again until the bit gets cleared, indicating that the conversion is complete.

44.4.2.5 COMMON ADC INTERRUPT

The High-Speed 10-Bit ADC module can generate a common ADC interrupt request (ADIF) for multiple analog input pairs instead of generating an individual ADCPxIF. The common interrupt request can be generated by setting the IRQENx bit in the ADCPCx register. The common ADC interrupt is useful for applications that use a common software routine to process ADC interrupts for multiple analog input pairs. For more information on handling common ADC interrupts, refer to **44.8** "Common ADC Interrupt".

44.5 SAMPLE AND CONVERSION SEQUENCE FOR SINGLE SAR ADC

This section explains the sample and conversion sequence for the single SAR ADC module in various bit configurations. The sample and conversion sequence is controlled by the following control bits:

- ASYNCSAMP bit (ADCON<4>)
- SEQSAMP bit (ADCON<5>)
- ORDER bit (ADCON<6>)

Note: The SEQSAMP bit (ADCON<5>) and the ORDER bit (ADCON<6>) has no effect on the dual SAR ADC operation.

44.5.1 Dedicated Sample-and-Hold (S&H)

The sampling techniques for the dedicated S&H circuit are selected using the ASYNCSAMP bit (ADCON<4>).

44.5.1.1 ASYNCHRONOUS SAMPLING MODE

In this mode (ASYNCSAMP = 1), when not performing a conversion, the dedicated S&H circuit continuously samples the analog input. On a pair conversion request, the sampling process is terminated and the S&H circuit enters a hold state, thereby providing zero latency. The zero latency enables the dedicated S&H circuit to capture transitory information at a specific time instance. The user application must allow at least the minimum sampling time between each end of conversion and the new conversion request.

44.5.1.2 SYNCHRONOUS SAMPLING MODE

In this mode (ASYNCSAMP = 0), a pair conversion request is synchronized to the ADC clock domain (TAD) and it is prioritized with other requests. The sampling latency in synchronous sampling mode for various conditions are as follows:

- If a pair conversion request is generated when the High-Speed 10-Bit ADC module is idle, the corresponding dedicated S&H circuit samples the analog input in two to three TAD clock cycles
- If a pair conversion request is generated when the High-Speed 10-Bit ADC module is busy, it has to wait for the module to become idle. When the module becomes idle, the dedicated S&H circuit for the selected analog input pair samples the analog input.
- If a multiple pair conversion request is generated simultaneously, the conversion requests are prioritized. Therefore, the conversion request having the highest priority is processed first and the lower priority requests will be processed in the order of their priority.

Note: The ASYNCSAMP bit (ADCON<4>) affects the dedicated S&H circuit only and has no effect on the shared S&H circuit.

44.5.2 Shared Sample-and-Hold

The sampling technique for the shared S&H circuit is selected using the SEQSAMP bit (ADCON<5>).

44.5.2.1 SEQUENTIAL SAMPLING MODE

The shared S&H circuit is sampled at the start of the second conversion, if ORDER = 0. If ORDER = 1, then the shared S&H is sampled at the start of the first conversion.

44.5.2.2 SIMULTANEOUS SAMPLING MODE

In Simultaneous Sampling mode (SEQSAMP = 0), the shared S&H circuit samples the analog input pair along with the dedicated S&H circuit. The even numbered analog input is sampled by the dedicated S&H circuit and the odd numbered input is sampled by the shared S&H circuit.

Note: The SEQSAMP bit (ADCON<5>) affects the shared S&H circuit only and has no effect on the dedicated S&H circuit. Any pairs with both inputs on the shared S&H circuit will always be sampled sequentially and the SEQSAMP bit (ADCON<5>) has no effect.

44.5.3 Conversion Order

If the normal order (ORDER = 0) is selected, the even numbered analog input is converted first, and then the odd numbered analog input is converted. If reverse order (ORDER = 1) is selected, the odd numbered analog input is converted first, and then the even numbered analog input is converted.

44.5.4 Sample Conversion Timing Diagrams of Single SAR ADC

In the single SAR ADC module, an analog input pair can be sampled either by both the dedicated and the shared S&H circuit or by the shared S&H circuit alone (see Figure 44-2).

Table 44-1 lists the sample conversion sequence for the analog input pairs that use the dedicated S&H circuit for even numbered analog inputs and the shared S&H circuit for odd numbered analog inputs.

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
0	0	0	Synchronous and Simultaneous Sampling (normal order)	44-8
0	0	1	Synchronous and Simultaneous Sampling (reverse order)	44-9
0	1	0	Synchronous and Sequential Sampling (normal order)	44-10
0	1	1	Synchronous and Sequential Sampling (reverse order)	44-11
1	0	0	Asynchronous and Simultaneous Sampling (normal order)	44-12
1	0	1	Asynchronous and Simultaneous Sampling (reverse order)	44-13
1	1	0	Asynchronous and Sequential Sampling (normal order)	44-14
1	1	1	Asynchronous and Sequential Sampling (reverse order)	44-15

 Table 44-1:
 Sample Conversion Sequence

Table 44-2 lists the sample conversion sequence for different bit settings for analog input pairs that use the shared S&H circuit for both analog inputs.

 Table 44-2:
 Sample Conversion Sequence with Different Bit Settings

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
x	x	0	Synchronous Sampling (normal order)	44-16
x	х	1	Synchronous Sampling (reverse order)	44-17



Figure 44-8: Synchronous and Simultaneous Sampling (Normal Order)

- **Note 1:** The ADC pair conversion request is generated by the CPU clock domain. To start the sampling, the ADC pair conversion request is synchronized with the ADC clock. The synchronization delay is about two to three TAD clock cycles.
 - 2: After the synchronization delay has elapsed, the even and odd numbered analog inputs are sampled simultaneously. The even numbered analog input is sampled by the dedicated S&H circuit, and the odd numbered analog input is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
 - **3:** The even numbered analog input captured in the dedicated S&H circuit is converted to equivalent digital counts. If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after the first conversion.
 - 4: The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.



Figure 44-9: Synchronous and Simultaneous Sampling (Reverse Order)

- **3:** The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after the first conversion.
- 4: The even numbered analog input captured in the dedicated S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.

		(ASYNC	SAMP = 0, 8	SEQSAMP = 1, ORD	ER = 0)			
Pair (F	Conversion Request		•					
Eve (Dedi	en Input cated S&H)		S	С				
(SI	Odd Input hared S&H)				S	С		
			123		45			
Note 1:	The ADC pa conversion r	air convers equest is s	ion request ynchronized	is generated by the with the ADC clock.	CPU clock do The synchroniz	main. To start the ation delay is abou	sampling, the Al t two to three TAD	DC pair clocks.
2:	After the syn circuit. The	nchronizatio sampling tir	on delay has me is 2 Tad o	s elapsed, the even i clock cycles.	numbered anal	og input is sample	d by the dedicate	ed S&H
3:	The even nut the early interest the tearly interest of the early i	imbered ar errupt is se	alog input c lected (EIE =	aptured in the dedica = 1), the ADC pair co	ted S&H circui	t is converted to ec upt is generated af	uivalent digital co ter the first conve	ounts. If rsion.
4:	The odd nur	nbered ana	alog input is	sampled by the share	ed S&H circuit.	The sampling time	e is 2 TAD clock cy	cles.
5:	The odd nur early interru	nbered ana pt is not sel	alog input ca ected (EIE =	ptured in the shared 0), the ADC pair con	S&H circuit is oversion interru	converted to equivant of the second sec	alent digital count or the second conv	s. If the /ersion.

Figure 44-10: Synchronous and Sequential Sampling (Normal Order)



		(ASYNCSAM	IP = 0, SEQSAMP =	1, ORDER = 1)		
Pa	air Conversio Request	י 🔶 ר				
E (De	Even Input dicated S&H)	S H	1	С	
(Odd Input (Shared S&⊢)	S C	;		
		0	2 3	4		
Note	1: The AD	pair conversion	request is generated	by the CPU clock	domain. To start the	sampling, the ADC pair
Note	1: The AD conversi	c pair conversion i on request is synd cles.	request is generated chronized with the A	l by the CPU clock DC clock. The sy	domain. To start the nchronization delay is	sampling, the ADC pair about two to three TAD
Note	 The AD(conversi clock cy After the and the 	c pair conversion i on request is sync cles. synchronization d odd numbered ana	request is generated chronized with the A elay has elapsed, the alog input is sampled	I by the CPU clock DC clock. The sy e even numbered a d by the shared S8	domain. To start the nchronization delay is analog input is sample d. The sampling time	sampling, the ADC pair about two to three TAD d by the dedicated S&H, e is 2 TAD clock cycles.
Note	 The ADC conversi clock cy After the and the The odd the early 	c pair conversion of on request is sync cles. synchronization d odd numbered analog interrupt is selected	request is generated chronized with the A elay has elapsed, the alog input is sampled input captured in the ed (EIE = 1), the AD	I by the CPU clock DC clock. The syn e even numbered a d by the shared S& e shared S&H circ C pair conversion i	domain. To start the nchronization delay is analog input is sample th. The sampling time tuit is converted to eq nterrupt is generated a	sampling, the ADC pair about two to three TAD d by the dedicated S&H, is 2 TAD clock cycles. uivalent digital counts. If after the first conversion.

10-Bit ADC



Figure 44-12: Asynchronous and Simultaneous Sampling (Normal Order)

- **Note 1:** In Asynchronous Sampling mode, the even numbered analog input is continuously sampled by the dedicated S&H circuit. On an ADC pair conversion request, the sampling process is terminated instantaneously. The ADC pair conversion request from the CPU clock domain is synchronized with the ADC clock. The synchronization delay is about two to three TAD clock cycles.
 - 2: After the synchronization delay has elapsed, the odd numbered analog input is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
 - **3:** The even numbered analog input captured by the dedicated S&H circuit is converted to equivalent digital counts. If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after the first conversion.
 - 4: The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.



J			•			1	
		(ASYNC	SAMP = 1	, SEQSAMP = 1,	ORDER = 0)		
Pair	Conversion Request		^				
E۱ Ded)	ven Input icated S&H)	S	Н	С		S	
(5	Odd Input Shared S&H)				S	С	
Note 1:	In Asynchron circuit. On ar conversion re about two to	ous Samp ADC pair equest fron three TAD o	ling mode, r conversion n the CPU clock cycle	the even numbere on request, the sa clock domain is s s.	ed analog input is impling process ynchronized with	s continuously samp is terminated instar the ADC clock. Th	bled by the dedicated S&H htaneously. The ADC pair e synchronization delay is
2:	After the sync is converted t is generated	hronizatio o equivale after the fir	n delay has nt digital co rst convers	s elapsed, the eve ounts. If the early ir ion.	n numbered anal nterrupt is selecte	log input captured in ed (EIE = 1), the AD	the dedicated S&H circuit C pair conversion interrupt
3:	The odd num	bered ana	log input is	sampled by the s	hared S&H circu	uit. The sampling tim	ne is 2 TAD clock cycles.
4:	The odd num early interrup	bered ana t is not sele	log input c ected (EIE	aptured in the sha = 0), the ADC pair	red S&H circuit i conversion inter	is converted to equiv rupt is generated aft	valent digital counts. If the ter the second conversion.



Figure 44-15: Asynchronous and Sequential Sampling (Reverse Order)

Figure 44-14: Asynchronous and Sequential Sampling (Normal Order)

44



Figure 44-17: Synchronous Sampling (Reverse Order)



44.5.4.1 SIMULTANEOUS CONVERSION REQUESTS

This section describes the behavior of the High-Speed 10-Bit ADC module when multiple analog input pairs request conversion simultaneously. If multiple analog input pairs receive a conversion request at the same time, the conversion requests are prioritized. Analog Input Pair 0 has the highest priority and Analog Input Pair 12 has the lowest priority.

Figure 44-18 illustrates the sample conversion timing sequence when two analog input pairs, for example, Analog Input Pair 0 (AN1, AN0) and Analog Input Pair 1 (AN3, AN2) are triggered at the same time and are configured for Synchronous Sampling mode.





- 4: AN2 and AN3 are sampled simultaneously. AN2 is sampled by the dedicated S&H circuit (SH1), and AN3 is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
- 5: The analog input (AN2) captured in the dedicated S&H circuit (SH1) is converted first, and then the analog input (AN3) captured in the shared S&H circuit is converted.

44

Figure 44-19 illustrates the sample conversion timing sequence when two Analog Input Pairs [for example, Analog Input Pair 0 (AN1, AN0) and Analog Input Pair 1 (AN3, AN2)] are triggered at the same time and are configured for Asynchronous Sampling mode. The analog inputs (AN0 and AN2) use the corresponding dedicated S&H circuit and the analog inputs (AN1 and AN3) use the shared S&H circuit for sampling.



Figure 44-19: Asynchronous and Simultaneous Sampling Mode (Normal Order)

5: The analog input (AN2) captured in the dedicated S&H (SH1) circuit is converted first, and then the analog input (AN3) captured in shared S&H circuit is converted.

44.6 SAMPLE AND CONVERSION SEQUENCE FOR DUAL SAR ADC

In the dual SAR ADC module, an analog input pair can be sampled either by the dedicated S&H circuit and shared (odd) S&H circuit or by the shared (even) S&H circuit and shared (odd) S&H circuit (see Figure 44-1).

Note: The SEQSAMP and ORDER bits have no effect on the High-Speed 10-Bit ADC module with dual SARs.

Table 44-3 lists the sample conversion sequence for different bit settings for the analog input pairs that use the dedicated S&H circuit for even numbered analog inputs and the shared (odd) S&H circuit for odd numbered analog inputs.

Table 44-3:	Sample	Conversion	Sequence
-------------	--------	------------	----------

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
0	х	x	Synchronous Sampling and Parallel Conversion	44-20
1	х	x	Asynchronous Sampling and Parallel Conversion	44-21

Table 44-4 lists the sample conversion sequence for different bit settings for the analog input pairs that use the shared (even) S&H circuit for even numbered analog inputs and the shared (odd) S&H circuit for odd numbered analog inputs.

Table 44-4: Sample Conversion Sequence

ASYNCSAMP	SYNCSAMP SEQSAMP ORDER		Sample Conversion Sequence	See Figure
x	х	х	Synchronous Sampling and Parallel Conversion	44-22

Figure 44-20: Synchronous Sampling and Parallel Conversion



- 4: If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after 7 TAD clock cycles.
- 5: If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after completing the conversion.



Figure 44-21: Asynchronous Sampling and Parallel Conversion

- **Note 1:** In Asynchronous Sampling mode, the even numbered analog input is continuously sampled in the dedicated S&H circuit. On an ADC pair conversion request, the sampling process is terminated instantaneously. The ADC pair conversion request from the CPU clock domain is synchronized with the ADC clock. The synchronization delay is about two to three TAD clock cycles.
 - 2: After the synchronization delay has elapsed, the odd numbered analog input is sampled by the shared (odd) S&H circuit. The sampling time is 2 TAD clock cycles.
 - **3:** The even numbered analog input captured in the dedicated S&H circuit is converted to equivalent digital counts by the even SAR. The odd numbered analog input captured in the shared (odd) S&H circuit is converted to equivalent digital counts by the odd SAR.
 - 4: If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after 7 TAD clock cycles.
 - 5: If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after completing the conversion.



Figure 44-22: Synchronous Sampling and Parallel Conversion

- **Note 1:** The ADC pair conversion request is generated by the CPU clock domain. It is synchronized with the ADC clock to start sampling. The synchronization delay is about two to three TAD clocks.
 - 2: After the synchronization delay has elapsed, the even and odd numbered analog inputs are sampled simultaneously. The even numbered analog input is sampled by the shared (even) S&H circuit, and the odd numbered analog input is sampled by the shared (odd) S&H circuit. The sampling time is 2 TAD clock cycles.
 - 3: The even numbered analog input captured in the shared (even) S&H circuit is converted to equivalent digital counts by the even SAR. The odd numbered analog input captured in the shared (odd) S&H circuit is converted to equivalent digital counts by the odd SAR.
 - 4: If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after 7 TAD clock cycles.
 - 5: If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after completing the conversion.

44.7 ADC INTERRUPT

44.7.1 Individual ADC Interrupt

The High-Speed 10-Bit ADC module provides individual interrupt outputs, one for each analog input pair. Example 44-1 shows the code sequence that configures the High-Speed 10-Bit ADC module and generates an individual pair interrupt for Analog Input Pair 0 and Input Pair 1.

Example 44-1: Individual ADC Pair Interrupt

```
ADCONbits.FORM = 1;
                              // Output in Integer Format
ADCONbits.EIE = 1;
                             // Enable Early Interrupt
ADCONbits.ORDER = 0;
ADCONDITS.ORDER = 0;
ADCONDITS.SEQSAMP = 0;
ADCONDITS.ASYNCSAMP = 1;
                            // Normal Order of Conversion
                            // Simultaneous Sampling
                            // Asynchronous Sampling
ADCONbits.SLOWCLK = 0;
                            // High Frequency Clock Input
ADCONbits.ADCS = 5;
                              // Clock Divider Selection
ADCPC0bits.TRGSRC0=0b00100; // PWM Generator 1 Primary Trigger Selected
ADCPC0bits.TRGSRC1=0b00101; // PWM Generator 2 Primary Trigger Selected
ADPCFGbits.PCFG0 = 0;
                            // ANO is configured as analog input
ADPCFGbits.PCFG1 = 0;
ADPCFGbits.PCFG2 = 0;
ADPCFGbits.PCFG2 = 0;
                            // AN1 is configured as analog input
                            // AN2 is configured as analog input
ADPCFGbits.PCFG3 = 0;
                              // AN3 is configured as analog input
IPC27bits.ADCP0IP = 0x01;
                              // Set ADC Pair 0 Interrupt Priority (Level 1)
IFS6bits.ADCP0IF = 0;
                              // Clear ADC Pair 0 Interrupt Flag
                              // Enable ADC Pair 0 Interrupt
IEC6bits.ADCP0IE = 1;
IPC27bits.ADCP1IP = 0x02;
                              // Set ADC Pair 1 Interrupt Priority (Level 2)
IFS6bits.ADCP1IF = 0;
                              // Clear ADC Pair 1 Interrupt Flag
IEC6bits.ADCP1IE = 1;
                              // Enable ADC Pair 1 Interrupt
ADCONbits.ADON = 1;
                              // Enable ADC Module
/* Example code for ADC Pair 0 ISR*/
void __attribute__((interrupt, no_auto_psv)) _ ADCP0Interrupt (void)
int an0, an1;
an0 = ADCBUF0;
                              // Read ANO conversion result
an1 = ADCBUF1;
                              // Read AN1 conversion result
// Interrupt Service Routine code goes here
IFS6bits.ADPC0IF = 0;
                            // Clear ADC Pair 0 Interrupt Flag
}
/* Example code for ADC Pair 1 ISR*/
void __attribute__((interrupt, no_auto_psv)) _ ADCP1Interrupt (void)
int an2, an3;
                              // Read AN2 conversion result
an2 = ADCBUF2;
an3 = ADCBUF3;
                              // Read AN3 conversion result
// Interrupt Service Routine code goes here
IFS6bits.ADPC1IF = 0;
                              // Clear ADC Pair 1 Interrupt Flag
}
```

44.8 COMMON ADC INTERRUPT

The High-Speed 10-Bit ADC module can generate a common ADC interrupt (ADIF) for multiple analog input pairs instead of generating an individual ADC pair interrupt (ADCPxIF) for each pair (see Figure 44-23). An analog input pair can generate the common interrupt by setting the Interrupt Request Enable bit (IRQENx) in the ADC Convert Pair Control register (ADCPCx<15>). The common ADC interrupt is useful for applications that use a common software routine to process ADC interrupts for multiple analog input pairs.

Figure 44-23: Common ADC Interrupt



When the CPU receives a common ADC interrupt request, it does not know which ADC input pair has caused the request. To identify the analog pair that caused the request, software uses a unique offset that is generated in response to an active conversion pair request. In the ADC interrupt routine, the software can read the ADC Base register (ADBASE) that provides the sum of the contents of the ADBASE register and the offset based on the specific pair that causes the interrupt. Table 44-5 lists the offset values for different analog input pairs.

Analog Input Pair	Offset	ADBASE Value
Analog Input Pair 0	0	ADBASE + 0
Analog Input Pair 1	4	ADBASE + 4
Analog Input Pair 2	8	ADBASE + 8
Analog Input Pair 3	12	ADBASE + 12
Analog Input Pair 4	16	ADBASE + 16
Analog Input Pair 5	20	ADBASE + 20
Analog Input Pair 6	24	ADBASE + 24
Analog Input Pair 7	28	ADBASE + 28
Analog Input Pair 8	32	ADBASE + 32
Analog Input Pair 9	36	ADBASE + 36
Analog Input Pair 10	40	ADBASE + 40
Analog Input Pair 11	44	ADBASE + 44
Analog Input Pair 12	48	ADBASE + 48

Table 44-5: Offset Value for Different ADC Pair Conversion Request

The user application typically loads the ADBASE register with the base address of a jump table or the base address of an array of function pointers:

- A jump table in program memory contains branch instructions to branch to the appropriate pair handler. The offset value of '4' reserves two instruction words per entry in the jump table.
- An array of function pointers in data memory can be initialized with the appropriate pair handler. The user application can use the ADBASE register value to call the specific pair handler. The offset value of '4' allows a 24-bit function pointer.

In the common ADC Interrupt Service Routine, the value in the ADBASE register is used along with either a jump table or an array of function pointers to execute the specific pair handler. The user application must clear the ADC interrupt (ADIF) flag first, and then it should clear the specific pair data ready (PxRDY) flag that causes the ADC interrupt.

Note: The individual ADC pair interrupt sets the associated ADC Conversion Data for Pair Ready bit (PxRDY) in the ADC Status register (ADSTAT).

Example 44-2 provides the code sequence that configures the High-Speed 10-Bit ADC module and generates a common ADC interrupt.

Example 44-2: Common ADC Interrupt

```
#define CONVERSION_PAIRS 2
void ConvPair0Handler (void); // Declare the pair conversion handlers
void ConvPair1Handler (void);
void (*jumpTable[CONVERSION_PAIRS * 2 -1])(void);
main()
{
jumpTable[0] = &ConvPairOHandler; /* Set up the jump table */
jumpTable[2] = &ConvPair1Handler;
ADCONbits.FORM = 1;
                           // Output in Integer Format
                           // Enable Early Interrupt
ADCONbits.EIE = 1;
ADCONbits.ORDER = 0;
                           // Normal Order of Conversion
                           // Simultaneous Sampling
ADCONbits.SEQSAMP = 0;
ADCONbits.ASYNCSAMP = 1;
                           // Asynchronous Sampling
ADCONbits.SLOWCLK = 0;
                            // High Frequency Clock Input
ADCONDITS.ADCS = 5i
                             // Clock Divider Selection
ADCPC0bits.TRGSRC0=0b00100; // PWM Generator 1 Primary Trigger Selected
ADCPC0bits.IRQEN0 = 1; // Enable common ADC interrupt for Pair 0
ADCPC0bits.TRGSRC1 = 0b00101; // PWM Generator 2 Primary Trigger Selected
                           // Enable common ADC interrupt for Pair 1
ADCPC0bits.IRQEN1 = 1;
ADPCFGbits.PCFG0 = 0;
                             // ANO is configured as analog input
ADPCFGbits.PCFG1 = 0;
                             // AN1 is configured as analog input
ADPCFGbits.PCFG2 = 0;
                            // AN2 is configured as analog input
ADPCFGbits.PCFG3 = 0;
                            // AN3 is configured as analog input
IPC3bits.ADIP = 0x01; // Set Common ADC Interrupt Priority Level (Level 1)
IFSObits.ADIF = 0; // Clear ADC Pair 0 Interrupt Flag
                    // Enable ADC Pair 0 Interrupt
// Enable ADC module
IECObits.ADIE = 1;
ADCONbits.ADON = 1;
While(1);
}
/* Example code for ADC ISR */
void __attribute__((interrupt, no_auto_psv)) _ ADCInterrupt (void)
{
IFSObits.ADIF = 0;
                                    // Clear ADC Pair 0 Interrupt Flag
( (void (*)()) *((int *)ADBASE))(); // Call the corresponding handler
void ConvPair0Handler (void)
   int an0, an1;
   an0 = ADCBUF0;
                           // Read AN0 conversion result
                           // Read AN1 conversion result
   an1 = ADCBUF1;
   ADSTATbits.PORDY = 0;
                           // Clear the ADSTAT bits
}
void ConvPair1Handler (void)
{
   int an2, an3;
   an2 = ADCBUF2;
                             // Read AN2 conversion result
                           // Read AN3 conversion result
   an3 = ADCBUF3;
   ADSTATbits.P1RDY = 0;
                             // Clear the ADSTAT bits
```

ligh-Speec

44.9 OPERATION DURING SLEEP AND IDLE MODES

44.9.1 ADC Operation During CPU Sleep Mode

When the device enters Sleep mode, all clock sources to the High-Speed 10-Bit ADC module are shut down and stay at logic '0'. If the device enters Sleep mode in the middle of a conversion, the conversion is aborted. The converter does not resume a partially completed conversion on exiting from Sleep mode.

44.9.2 ADC Operation During CPU Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops code execution. The ADC Stop in Idle Mode bit, ADSIDL (ADCON<13>), determines whether the module stops its operation in Idle mode, or continues to operate in Idle mode.

If ADSIDL = 0, the module continues to operate in Idle mode, providing full functionality. If enabled, the ADC interrupt wakes up the device from Idle mode, and the following occurs:

- If the assigned priority for the interrupt is less than or equal to the current CPU priority, the device wakes up and continues code execution from the instruction following the PWRSAV instruction that initiated Sleep mode.
- If the assigned priority level for the interrupt source is greater than the current CPU priority, the device wakes up and the CPU exception process begins. Code execution continues from the first instruction of the ADC ISR.

If ADSIDL = 1, the module stops its operation in Idle mode. If the device enters Idle mode in the middle of a conversion, the conversion is aborted. The converter will not resume a partially completed conversion on exiting from Idle mode.

44.10 ADC SAMPLING REQUIREMENTS

The 10-bit mode analog input model is illustrated in Figure 44-24. The total sampling time for the ADC conversion is a function of the internal amplifier settling time and the holding capacitor charge time.

For the ADC module to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The analog output source impedance (Rs), the interconnect impedance (RIC), and the internal sampling switch impedance (Rss) combine to directly affect the time required to charge the capacitor, CHOLD. Therefore, the combined impedance must be small enough to fully charge the holding capacitor within the selected sample time. To minimize the effects of pin leakage currents on the accuracy of the ADC module, the maximum recommended source impedance (Rs) is 100Ω . After the analog input channel is selected, this sampling function must be completed prior to starting the conversion.

The internal holding capacitor will be in a discharged state prior to each sample operation. A minimum time period should be allowed between conversions for the sample time. For more details about the minimum sampling time of a device, refer to the "**Electrical Characteristics**" chapter in the specific device data sheet.



Figure 44-24: Analog Input Model (10-Bit Mode)

44.11 TRANSFER FUNCTION FOR 10-BIT ADC

The ideal transfer function of the High-Speed 10-Bit ADC module is illustrated in Figure 44-25. The difference of the input voltages, (VINH - VINL), is compared to the reference, (VREFH - VREFL).

- The first code transition (A) occurs when the input voltage is (VREFH VREFL/2048) or 0.5 LSb
- The 00 0000 0001 code is centered at (VREFH VREFL/1024) or 1.0 LSb (B)
- The 10 0000 0000 code is centered at (512 (VREFH VREFL)/1024) (C)
- An input voltage less than (1 (VREFH VREFL)/2048) converts as 00 0000 (D)
- An input voltage greater than (2045 (VREFH VREFL)/2048) converts as 11 1111 1111 (E)





REGISTER MAP 44.12

Table 44-6 lists the Special Function Registers (SFRs) associated with the High-Speed 10-Bit ADC module. All unimplemented bits within a register are read as '0'.

High-Speed 10-Bit ADC Register Map Table 44-6:

SFR Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	ADON	—	ADSIDL	SLOWCLK	—	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP			ADCS<2:0	>	0003
ADPCFG	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADPCFG2	—	_	_	_	—	_	—	—	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
ADSTAT	—	_	_	P12RDY	P11RDY	P10RDY	P9RDY	P8RDY	P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	P0RDY	0000
ADBASE							A	ADBASE<	15:1>							—	0000
ADCPC0	IRQEN1	PEND1	SWTRG1		TR	GSRC1<4:0>	>		IRQEN0	PEND0	SWTRG0		TRGS	SRC0<4:0>			0000
ADCPC1	IRQEN3 PEND3 SWTRG3 TRGSRC3<4:0>								IRQEN2	PEND2	SWTRG2		TRGS	SRC2<4:0>			0000
ADCPC2	IRQEN5	RQEN5 PEND5 SWTRG5 TRGSRC5<4:0>							IRQEN4	PEND4	SWTRG4		TRG	SRC4<4:0>			0000
ADCPC3	IRQEN7	IRQEN7 PEND7 SWTRG7 TRGSRC7<4:0>							IRQEN6	PEND6	SWTRG6		TRG	SRC6<4:0>			0000
ADCPC4	IRQEN9	IRQEN9 PEND9 SWTRG9 TRGSRC9<4:0>							IRQEN8	PEND8	SWTRG8		TRG	SRC8<4:0>			0000
ADCPC5	IRQEN11	PEND11	SWTRG11		TRO	GSRC11<4:0	>		IRQEN10	PEND10	SWTRG10		TRGS	RC10<4:0	>		0000
ADCPC6												0000					
ADCBUF0	ADC Data Buffer 0 xxx												xxxx				
ADCBUF1								ADC D	ata Buffer 1								xxxx
ADCBUF2								ADC D	ata Buffer 2								xxxx
ADCBUF3								ADC D	ata Buffer 3								xxxx
ADCBUF4								ADC D	ata Buffer 4								xxxx
ADCBUF5								ADC D	ata Buffer 5								xxxx
ADCBUF6								ADC D	ata Buffer 6								xxxx
ADCBUF7								ADC D	ata Buffer 7								xxxx
ADCBUF8								ADC D	ata Buffer 8								xxxx
ADCBUF9								ADC D	ata Buffer 9								xxxx
ADCBUF10								ADC Da	ata Buffer 10)							xxxx
ADCBUF11								ADC D	ata Buffer 1'	l							xxxx
ADCBUF12								ADC Da	ata Buffer 12	2							xxxx
ADCBUF13								ADC Da	ata Buffer 13	3							xxxx
ADCBUF14								ADC Da	ata Buffer 14	1							xxxx
ADCBUF15								ADC Da	ata Buffer 18	5							xxxx
ADCBUF16								ADC Da	ata Buffer 16	3							xxxx
ADCBUF17								ADC Da	ata Buffer 17	7							xxxx

Legend:x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.Note:Not all bits are available on all devices. Refer to the specific device data sheet for availability.



DS70000321G-page 44-57

Table 44-6: High-Speed 10-Bit ADC Register Map (Continued)

SFR Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCBUF18	8 ADC Data Buffer 18													xxxx			
ADCBUF19		ADC Data Buffer 19													xxxx		
ADCBUF20	ADC Data Buffer 20												xxxx				
ADCBUF21								ADC Da	ata Buffer 21								xxxx
ADCBUF22								ADC Da	ata Buffer 22								xxxx
ADCBUF23								ADC Da	ata Buffer 23	1							xxxx
ADCBUF24								ADC Da	ata Buffer 24								xxxx
ADCBUF25								ADC Da	ata Buffer 25	i							xxxx

 Legend:
 x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note:
 Not all bits are available on all devices. Refer to the specific device data sheet for availability.

44.13 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed 10-Bit ADC module are:

Title

Application Note

No related application notes at this time.

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F/PIC24H family of devices.

High-Sj 10-Bit /

44

44.14 REVISION HISTORY

Revision A (January 2008)

This is the initial released version of the document

Revision B (July 2008)

This revision incorporates the following updates:

Figures:

- Updated the analog input channel AN6 in Figure 44-2, from being an input to the dedicated Sample-and-Hold (S&H) circuit to being an input to the shared Sample-and-Hold (S&H) circuit
- Updated the incorrect result buffer numbers as ADCBUF0 and ADCBUF1 (see Figure 44-7)
- Updated the incorrect result buffer numbers in Figure 44-7. Replaced ADCBUF13 with ADCBUF0 and ADCBUF14 with ADCBUF1
- Notes:
 - Added a note on the behavior of the PENDx bit (ADCPCx<14>) in 44.4.2.4 "Individual ADC Pair Interrupt"
 - Added a note for configuring the auxiliary clock (see 44.3.1 "ADC Clock Selection")
- Registers:
 - Updated the incorrect bit descriptions for all bits in ADBASE: A/D Base Register (see Register 44-3)
 - Updated the bit descriptions for bit 15 and bit 7 in the following registers: Register 44-6, Register 44-7 and Register 44-8
 - Updated the bit description for bit 7 in Register 44-9
- Sections:
 - Updated the conversion time as 14 TAD clock cycles in 44.4.1.2 "Conversion Time"
- Tables:
 - Corrected the ADCON reset value as 0003 in the High-Speed 10-Bit ADC Register Map table (see Table 44-6)
- · Changes to text and formatting were incorporated throughout the document

Revision C (February 2009)

This revision has been updated in support of additional ADC and PWM channels. These updates are reflected in the following areas:

- Figures:
 - Figure 44-1: "High-Speed 10-Bit ADC with Two SAR Converters(2)"
 - Figure 44-2: "High-Speed 10-Bit ADC with One SAR Converter(2)"
 - Figure 44-3: "ADC Clock Generation"
 - Figure 44-5: "Sample and Conversion Sequence"
 - Figure 44-7: "Controlling the Analog Input Pair"
 - Figure 44-23: "Common ADC Interrupt"
- Registers:
 - Added the ADCPCFG2 register (see Register 44-5)
 - Added the ADCPC4 register (see Register 44-10)
 - Added the ADCPC5 register (see Register 44-11)
 - Added the ADCPC6 register (see Register 44-12)
 - Updated definitions for SLOWCLK (bit 12) and ADCS (bits 2-0) in the ADCON register (see Register 44-1)
 - Updated the ADSTAT register by adding PxRDY bit definitions (see Register 44-2)
 - Updated the ADPCFG register by adding PCFGx bit definitions (see Register 44-4)

Revision C (February 2009) (Continued)

- · Registers (Continued)
 - Updated trigger source details in the ADCPC0, ADCPC1, ADCPC2 and ADCPC3 registers (see Register 44-6, Register 44-7, Register 44-8 and Register 44-9)
 - Added IRQEN7, PEND7, SWTRG7, and TRGSRC7<4:0> bit definitions to the ADCPC3 register (see Register 44-9)
- Sections:
 - Major updates were made to the text in section 44.3.1 "ADC Clock Selection"
- · Tables:
 - Added details for Analog Input Pair 7 through Pair 12 (see Table 44-5)
 - Updated the register map to reflect new bits and registers (see Table 44-6)
- · Changes to text and formatting were incorporated throughout the document

Revision D (June 2011)

This revision includes the following updates:

- Changed the running header from dsPIC33F Family Reference Manual to dsPIC33F/PIC24H Family Reference Manual
- Changed all references of A/D to ADC
- Changed all references of PLLCLK to Fvco
- Added Note 2 to ORDER and SEQSAMP bits in the Register 44-1
- Added Note 1 to SWTRGx bit in the Register 44-6 through Register 44-12
- Updated Note 1 in Figure 44-8 through Figure 44-11
- Updated Note 1 in Figure 44-16 and Figure 44-17
- Updated 44.4.2 "Analog Input Pair"
- Added a new section 44.10 "ADC Sampling Requirements"
- · Changes to text and formatting were incorporated throughout the document

Revision E (August 2012)

This revision incorporates the following updates:

- Equations:
 - Added Equation title to Equation 44-1 through Equation 44-3
- · Figures:
 - Updated Figure 44-7
- · Notes:
 - Replaced SYNCSAMP bit to SEQSAMP bit (ADCON<5>) in the note, in 44.5.2.2 "Simultaneous Sampling Mode"
- · Registers:
 - Updated the Legend section in Register 44-1
- · Sections:
 - Replaced the entire paragraph with new content, in 44.5.2.1 "Sequential Sampling Mode"
 - Updated the reference "see Register 44-6" to "see Register 44-6 through Register 44-12", in **44.4.2.2** "**ADC Trigger Source**"
- · Tables:
 - Added a Note in Table 44-6
- · Changes to text and formatting were incorporated throughout the document

Revision F (November 2012)

This revision incorporates the following updates:

• There were minor text edits throughout the document

Revision G (April 2013)

This revision incorporates the following updates:

- Added clarification to 44.4.2.3 "Result Register" to explain proper reading mechanism of the ADC Result register
- · There were minor text edits throughout the document

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Reprinted on recycled paper.

ISBN: 978-1-62077-172-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820