Section 25. Device Configuration

HIGHLIGHTS

This section of the manual contains the following topics:

25.1 Introduction ............................................................................................................... 25-2
25.2 Device Configuration ................................................................................................. 25-2
25.3 Device Identification ................................................................................................. 25-5
25.4 Unit Identification ..................................................................................................... 25-6
25.5 In-Circuit Programming and Debugging ................................................................... 25-6
25.6 Related Application Notes ....................................................................................... 25-7
25.7 Revision History ....................................................................................................... 25-8
25.1  INTRODUCTION

At their highest level of functionality, dsPIC33F/PIC24H devices integrate several features that affect the entire device as a whole. They add convenience and flexibility of design for the user, and allow the devices to be incorporated into a wider range of designs. These include:

- **Flexible Configuration Options** – Allowing users to select a wide range of basic microcontroller operating options and changing them if needed during run time.
- **Device Identification** – Allowing electronic confirmation of a device part number and revision level in the target application.

25.2  DEVICE CONFIGURATION

The basic behavior and operation of dsPIC33F/PIC24H devices are set by the device Configuration bits. These bits allow the user to select a wide range of options and optimize the microcontroller’s operation to the application’s requirements.

In all dsPIC33F/PIC24H family devices, device Configuration bits are mapped to the device’s program memory space, starting at location 0xF80000.

The method by which the Configuration bits are programmed differs between major device families. The details are discussed in **25.2.1 “Volatile Memory Implementation”** and **25.2.2 “Nonvolatile Memory Implementation”**. See the specific device data sheet for information on which method is implemented for your particular device.

Table 25-1 provides a list of the most common Configuration bit options. Note that this is not a comprehensive list; certain device families will have unique configuration options that are specific to its peripheral set. Each Configuration bit and its operation is described in the relevant section of the “dsPIC33F/PIC24H Family Reference Manual”. For more information on Configuration bit mapping of a particular device, refer to the specific device data sheet.

**Note:** All of the bits that are described in Table 25-1 are not present on all the devices. Refer to the specific device data sheet for availability.

<table>
<thead>
<tr>
<th>Configuration Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSS</td>
<td>Enables boot segment and sets security level (3 bits, up to 8 configuration options).</td>
</tr>
<tr>
<td>BWRP</td>
<td>Enables boot segment write protection</td>
</tr>
<tr>
<td>FNOSC</td>
<td>Selects the initial (default) device oscillator (3 bits, up to 8 configuration options).</td>
</tr>
<tr>
<td>FWDTEN</td>
<td>Enables the Watchdog Timer.</td>
</tr>
<tr>
<td>GWRP</td>
<td>Enables write/erase protection for program memory.</td>
</tr>
<tr>
<td>IESO</td>
<td>Enables Two-Speed Start-up.</td>
</tr>
<tr>
<td>IOL1WAY</td>
<td>Selects one-time or unrestricted run-time changes to peripheral mapping.</td>
</tr>
<tr>
<td>JTAGEN</td>
<td>Enables dedicated JTAG port and disables corresponding I/O ports on designated pins.</td>
</tr>
<tr>
<td>OSC1OFN</td>
<td>Selects function of OSC2 pin (I/O port or CLKO) in certain external oscillator modes.</td>
</tr>
<tr>
<td>POSCMD</td>
<td>Selects primary (external) oscillator configuration (2 bits, 4 configurations).</td>
</tr>
<tr>
<td>WINDIS</td>
<td>Selects Windowed Operation mode for the Watchdog Timer.</td>
</tr>
</tbody>
</table>
25.2.1 Volatile Memory Implementation

In Volatile Memory Implementation for dsPIC33F/PIC24H devices, the Configuration bits are implemented as volatile memory; that is, the configuration data must be loaded each time the device is powered up. The actual configuration data is stored in the last several words at the end of the on-chip program memory space, known as the Configuration Words (abbreviated as CW). During all types of device Resets, the configuration data is automatically loaded from the Configuration Words to the proper Configuration registers.

The CWs are 16-bit, packed representations of the actual device Configuration bits; the actual locations of which are distributed among several locations in configuration space. The number of CWs implemented for a particular device family depends on the device’s feature set and configuration options. Refer to the specific device data sheet for part-specific implementation.

The Configuration bits can be programmed (read as ‘0’), or left unprogrammed (read as ‘1’), to select various configuration options. To prevent inadvertent configuration changes during code execution, all programmable device Configuration bits are write-once. After a bit is initially written during a power cycle or any Reset, it cannot be written to again. Any change of a Configuration bit (not a change to a Flash Configuration Word) causes a Configuration Mismatch (CM) Reset, which then forces a reload of the original values.

25.2.1.1 CONSIDERATIONS WHEN USING FLASH CONFIGURATION WORDS

The upper byte of all the Flash Configuration Words in the program memory should always be ‘1111 1111’. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since the Configuration bits are not implemented in the corresponding locations, writing ‘1’ to these locations has no effect on device operation.

As mentioned previously, changes to the actual device Configuration bits during run time would cause a Configuration Mismatch Reset. This does not prevent changes to Flash Configuration Words during normal operation. This also makes it possible for an application to change its hardware configuration by writing new data to these Flash Configuration Words, and then executing a RESET command, which results in reloading the new values.
25.2.2 Nonvolatile Memory Implementation

With nonvolatile memory implementation, the Configuration bits are implemented as a physically separate block of nonvolatile memory. Once programmed, configuration data is maintained indefinitely. Although they act like fuses, the Configuration bits are freely reprogrammable. Since they lie inside the configuration memory space, the Configuration bits are not directly accessible; they can only be written and read using table read and table write instructions.

Unlike volatile memory implementation devices, the Configuration bits with nonvolatile memory implementation devices are organized into 8-bit registers, always the Least Significant Byte (LSB) of a program memory address. These Configuration registers are symbolically named according to their primary function (i.e., General Segment protection, Oscillator Selection, and so on). Table 25-2 lists the typical names and address of Configuration registers. Note that not all Configuration registers are implemented on all devices and certain devices with extended feature sets may have additional registers. In addition, there may be variations in naming or location of registers in certain devices. Refer to the specific device data sheet for specific information.

The Configuration bits can be programmed (read as ‘0’), or left unprogrammed (read as ‘1’), to select various configuration options.

The implementation of the Configuration bits in devices using nonvolatile memory implementation makes a Configuration Mismatch (CM) error and Reset during full-speed operation virtually impossible. However, a severe device disturbance (such as an ESD event) during Sleep may disrupt the configuration safety check, resulting in a CM Reset.

**Table 25-2: Typical Configuration Registers**

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Primary Function</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>FBS</td>
<td>Boot Segment Protect</td>
<td>0xF80000</td>
</tr>
<tr>
<td>FGS</td>
<td>General Segment Protect</td>
<td>0xF80004</td>
</tr>
<tr>
<td>FOSCEL</td>
<td>Oscillator Select</td>
<td>0xF80006</td>
</tr>
<tr>
<td>FOSC</td>
<td>Oscillator Configure</td>
<td>0xF80008</td>
</tr>
<tr>
<td>FWDT</td>
<td>Watchdog Timer Configure</td>
<td>0xF8000A</td>
</tr>
<tr>
<td>FPOR</td>
<td>Reset Configure</td>
<td>0xF8000C</td>
</tr>
<tr>
<td>FICD</td>
<td>Debug Configure</td>
<td>0xF8000E</td>
</tr>
</tbody>
</table>
25.3 DEVICE IDENTIFICATION

dsPIC33F/PIC24H devices have two read-only registers that provide device-specific identification information. These are located near the end of the program memory space, starting at 0xFF0000. Like the Flash Configuration Words, the Device ID registers are 24 bits wide and the upper 8 bits are unimplemented. Both registers can be read using table read instructions.

The DEVID register at 0xFF0000 (Register 25-1) identifies the Microchip microcontroller architectural family and the specific part number. The DEVREV register at 0xFF0002 (Register 25-2) identifies the particular silicon revision for that device in terms of major and minor revision levels ("letter and dot revision" format).

For any given family of dsPIC33F/PIC24H devices, the corresponding Family Silicon Errata and Data Sheet Clarification document provides a list of values for DEVID and the corresponding part numbers for that family. The association of the value of DEVREV to a silicon revision level is different for each part number. The translation of a DEVREV value to a revision level can be found in the associated Family Silicon Errata and Data Sheet Clarification document.

Register 25-1: DEVID: Device ID Register

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 23</td>
<td>bit 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
</tr>
</thead>
</table>

DEVID<15:8>

bit 15 | bit 8

<table>
<thead>
<tr>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
</tr>
</thead>
</table>

DEVID<7:0>

bit 7 | bit 0

Legend:
R = Readable bit
U = Unimplemented bit, read as ‘0’

bit 23-16 Unimplemented: Read as ‘0’
bit 15-0 DEVID<15:0>: Device ID Value bits

Register 25-2: DEVREV: Device Revision Register

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 23</td>
<td>bit 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
</tr>
</thead>
</table>

DEVREV<15:8>

bit 15 | bit 8

<table>
<thead>
<tr>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
<th>R</th>
</tr>
</thead>
</table>

DEVREV<7:0>

bit 7 | bit 0

Legend:
R = Readable bit
U = Unimplemented bit, read as ‘0’

bit 23-16 Unimplemented: Read as ‘0’
bit 15-0 DEVREV<15:0>: Device Revision Value bits
25.4 UNIT IDENTIFICATION

Some devices may feature programmable Unit ID registers (FUIDx), which can be programmed by the user with unique device information. Refer to the specific device data sheet for FUIDx availability and memory locations.

25.5 IN-CIRCUIT PROGRAMMING AND DEBUGGING

25.5.1 In-Circuit Serial Programming™ (ICSP™)

The ICSP™ capability is Microchip’s proprietary process for microcontroller programming in the target application. The ICSP interface uses two pins as its core. The programming data pin (PGEDx) functions as both an input and an output, allowing programming data to be read in and device information to be read out on command. The programming clock pin (PGECx) clocks in data and controls the overall process.

Serial programming allows customers to manufacture boards with unprogrammed devices and then to program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. For more details on ICSP, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).

Any of the following three pairs of programming clock/data pins can be used:

- PGEC1/PGED1
- PGEC2/PGED2
- PGEC3/PGED3

During programming, each pin pair is recognized as a valid programming connection. Therefore, no special selection is to be performed by the user to specify which pin pair will be used for programming.

25.5.2 In-Circuit Debugger

When the MPLAB® ICD 3 or MPLAB REAL ICE™ in-circuit emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging when used with MPLAB IDE. The debugging functionality is controlled through the PGECx (emulation/debug clock) and PGEDx (emulation/debug data) pin functions.

Any of the following three pairs of debugging clock/data pins can be used:

- PGEC1/PGED1
- PGEC2/PGED2
- PGEC3/PGED3

The debugging clock and data pins must be selected by programming the ICD Communication Channel Select Enable bits (ICS<1:0>) in the In-Circuit Debugger Configuration register (FICD<1:0>). To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.
25.6 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to Device Configuration include the following:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F/PIC24H family of devices.
25.7 REVISION HISTORY

Revision A (February 2007)
This is the initial release of this section.

Revision B (February 2007)
Minor edits throughout document.

Revision C (January 2008)
This revision includes the following corrections and updates:
- Sections:
  - Added 25.3.6 “JTAG Interface”
  - Added 25.3.7 “In-Circuit Serial Programming™ (ICSP™)”
  - Added 25.4.2 “In-Circuit Debugger”
- Registers:
  - Updated FOSCSEL: Oscillator Source Selection register (see Register 25-4)
  - Updated FPOR: POR Configuration register (see Register 25-7)
  - Added FICD: In-Circuit Debugger Configuration register (see Register 25-8)
- Tables:
  - Updated register map table (see Table 25-1)

Revision D (January 2009)
This revision includes the following corrections and updates:
- Registers:
  - Added the PLLKEN bit to the Watchdog Timer Configuration (FWDT) register (see Register 25-6).
  - Removed the BKBUG and COE bits from the In-Circuit Debugger Configuration (FICD) register (see Register 25-8).
  - Updated 25.3.2 “Oscillator Configuration Bits” to include a reference to the PLLKEN bit
- Additional minor corrections such as language and formatting updates have been incorporated throughout the document.

Revision E (August 2009)
This revision includes the following corrections and updates:
- Note:
  - Added a note in Register 25-7.
- Registers:
  - Updated unimplemented bits to read as ‘0’ in all the registers:
    U = Unimplemented bit, read as ‘1’ is updated as U = Unimplemented bit, read as ‘0’.
  - Added new bit name and bit descriptions for bit 5 and bit 6 in Register 25-7.
  - Updated the bit name as “r” for bit 6 and bit 7 in Register 25-8.
  - Updated the Legend “r = Reserved” in Register 25-8.
  - Added the FCMP: Comparator Configuration Register (see Register 25-9).
- Sections:
  - Updated the 25.3.7 “In-Circuit Serial Programming™ (ICSP™)” section for selection of programming pins.
  - Changed all instances of PGCx/EMUCx and PGDx/EMUDx (where x = 1, 2, or 3) to PGECx and PGEDx
  - Removed the Register Map section (Section 25.5).
  - Additional minor corrections such as language and format updates have been incorporated throughout the document.
Revision F (June 2010)

This revision includes the following changes:

• Updated the entire document for the purpose of maintaining consistency with other Microchip family reference manual sections.
• All references to dsPIC33F in the document are updated to dsPIC33F/PIC24H.
• Notes:
  - Added a shaded note at the beginning of the section, which provides information on complimentary documentation.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mdi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAb, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-272-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.