Section 24. Programming and Diagnostics

HIGHLIGHTS

This section of the manual contains the following major topics:

24.1 Introduction .............................................................. 24-2
24.2 In-Circuit Serial Programming™ (ICSP™)............................... 24-3
24.3 Enhanced ICSP ............................................................ 24-5
24.4 JTAG Boundary Scan ...................................................... 24-6
24.5 Related Application Notes ............................................. 24-15
24.6 Revision History ......................................................... 24-16
24.1 INTRODUCTION

dsPIC33F/PIC24H devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application. These features allow system designers to include:

- Simplified field programmability using two-wire interfaces
- Enhanced debugging capabilities
- Boundary Scan Testing (BST) for device and board diagnostics

dsPIC33F/PIC24H devices incorporate three different programming and diagnostic modalities that provide a range of functions to the user. Table 24-1 summarizes these functions.

### Table 24-1: Comparison of dsPIC33F/PIC24H Programming and Diagnostic Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Interface</th>
<th>Device Integration</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>In-Circuit Serial Programming™ (ICSP™) Programming Method</td>
<td>PGCx and PGDx pins</td>
<td>Integrated with device core</td>
<td>Programming, Debugging</td>
</tr>
<tr>
<td>Enhanced ICSP Programming Method</td>
<td>PGCx and PGDx pins</td>
<td>Hardware integrated with device core; firmware based control</td>
<td>Programming</td>
</tr>
<tr>
<td>Joint Test Action Group (JTAG)</td>
<td>TDI, TDO, TMS and TCK pins</td>
<td>Peripheral to device core; partly integrated with I/O logic</td>
<td>Programming, BST diagnostics</td>
</tr>
</tbody>
</table>
### 24.2  IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

The ICSP capability is Microchip’s proprietary process for device programming in the user application. ICSP is the most direct method to program the device, whether the controller is embedded in a system or loaded into a device programmer.

#### 24.2.1 ICSP Interface

The ICSP interface uses a two-pin communication interface. Individual ICSP pin pairs are indicated by number (for example, PGC1/PGD1), and are generally referred to as PGCx and PGDx. The programming data (PGDx) pins functions as both input and output, allowing programming data to be read in and device information to be read out on command. The programming clock (PGCx) pins clock data in and control the overall process.

Most dsPIC33F/PIC24H devices have more than one pair of PGCx and PGDx pins, which are multiplexed with other I/O or peripheral functions, as illustrated in Figure 24-1. The multiple PGCx/PGDx pin pairs provide additional flexibility in system design by allowing the user to incorporate ICSP on the pair of pins that are least constrained by the circuit design. All PGCx and PGDx pins are functionally attached together and behave identically. Any one pair can be used for successful device programming. The only limitation is that both pins from the same pair must be used.

In addition to the PGCx and PGDx pins, the ICSP requires that all voltage supply and ground pins on the device must be connected. The MCLR pin, which is used with PGCx to enter and control the programming process, must also be connected to the programming device.

![Figure 24-1: Example of Programming Pin Pairs on a dsPIC33F Device](image-url)
24.2.2 ICSP Operation

ICSP mode uses a combination of internal hardware and external control to program the specific device. Programming data and instructions are provided on the PGDx pin. A special set of 4-bit commands, combined with the standard dsPIC33F/PIC24H instructions, control the overall process of writing to the program memory. The PGDx pin also returns data to the external programmer in response to queries.

The device programming process is controlled by manipulating the PGCx and MCLR pins. Entry into and exit from ICSP mode involves applying (or removing) voltage to MCLR, while supplying a code sequence to the PGDx pin and a clock to the PGCx pin.

Any one of the PGCx/PGDx pairs can be used for device programming. During device programming, the clock train on the PGCx pin is also used to indicate the difference between 4-bit commands, programming control commands and payload data to be programmed.

The internal process is regulated by a state machine built into the dsPIC33F/PIC24H core logic; however, overall control of the internal process must be provided by the external programming device. Microchip programming devices, such as MPLAB® PM3 (used with MPLAB® IDE development software), include the necessary hardware and algorithms to manage the programming process for dsPIC33F/PIC24H devices. For more information on designing an individual programming interface for a dsPIC33F/PIC24H device, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).

24.2.3 ICSP and In-Circuit Debugging

The ICSP method also provides a hardware channel for in-circuit debugging, which allows external control of user software debugging. Using the hardware interface and software environment, you can force the device to single step through its code, track the actual content of multiple registers, and set software breakpoints.

To use the in-circuit debugging, an external system must load a debugger executive program into the device. This task is handled automatically by many debugging tools, such as MPLAB REAL ICE™ and MPLAB ICD 3. For dsPIC33F/PIC24H devices, the program is loaded into the executive program memory in the Configuration memory space. Although memory is implemented and code can be executed from these locations, the executive memory space is not available to the user-assigned application during normal operating modes. For more information, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).

Because of the memory location, use of the debug executive has no impact on the size of the user-assigned application being examined. The executive memory space allows use of the entire program memory for program code, without leaving reserve space for application debugging. In addition, the use of entire program memory for program code means that the program memory content in the normal and debug states is identical, which simplifies troubleshooting.

Depending on the specific dsPIC33F/PIC24H device, one or more ICSP ports can be used for device programming. However, only one of these ICSP ports can be used for in-circuit debugging. Use the following process to select which part to activate for debugging through your MPLAB IDE setup:

1. In the MPLAB IDE, select Configure > Configuration Bits to display the Configurations Bits window.
2. In the Configuration Bits window, select the specific debug pair setting under the Comm Channel Select category.

Note: For more details on the configuration memory space, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).
24.3 ENHANCED ICSP

The enhanced ICSP protocol is an extension of the standard ICSP method. Enhanced ICSP uses the same physical interface as the original ICSP, but changes the location and execution of programming control.

ICSP mode uses a simple state machine to control each step of the programming process; however, the state machine is controlled by an external programmer. In contrast with ICSP, the enhanced ICSP uses an on-board bootloader, known as the program executive, to manage the programming process. While overall device programming is still overseen by an external programmer, the program executive manages most of the tasks that must be directly controlled by the programmer in standard ICSP.

The program executive implements its own command set, wider in range than the original ICSP, that can directly erase, program and verify the microcontroller’s program memory. This avoids the need to repeatedly run ICSP command sequences to perform simple tasks. As a result, enhanced ICSP mode can program or reprogram a device more quickly than ICSP mode.

Similar to the in-circuit debugger executive, the program executive does not reside in the user-assigned application program memory space. It is also loaded into the executive program memory. Since the debugger and enhanced ICSP executives both use this memory space, in-circuit debugging is not available while enhanced ICSP mode is being used for programming.

The program executive is not preprogrammed into dsPIC33F/PIC24H devices. If you need enhanced ICSP, you must use standard ICSP to program the executive to the executive memory space. You can setup the enhanced ICSP directly in your user software, or automatically using a compatible Microchip programming system.

For more information on enhanced ICSP and the program executive, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).
24.4  JTAG BOUNDARY SCAN

As the complexity and density of board designs increase, testing electrical connections between
the components on completely assembled circuit boards provides many challenges. To address
these challenges, the Joint Test Action Group (JTAG) developed a method for the BST that has
been standardized as IEEE 1149.1-2001, “IEEE Standard Test Access Port and Boundary Scan
Architecture”. Since its adoption, many microcontroller manufacturers have added device
programming to the capabilities of the test port.

The JTAG boundary scan method adds a shift register stage adjacent to each of the component’s
I/O pins, which permits signals at the component boundaries to be controlled and observed using
a defined set of scan test principles. An external tester or controller provides instructions and
reads the results serially. The external device also provides common clock and control signals.
Depending on the implementation, access to all test signals is provided through a standardized
4-pin or 5-pin interface.

In system level applications, individual JTAG enabled components are connected through
individual testing interfaces (in addition to their more standard application specific connections).
Devices are connected in a series or daisy-chained fashion, with the test output of one device
connected exclusively to the test input of the next device in the chain. Instructions in the JTAG
boundary scan protocol allow the testing of any one device in the chain, or any combination of
devices, without testing the entire chain. In the JTAG boundary scan method, connections
between components, as well as connections at the boundary of the application, can be tested.

Figure 24-2 illustrates a typical application incorporating the JTAG boundary scan interface. In
this figure, a dsPIC33F/PIC24H device is daisy-chained to a second JTAG compliant device. The
Test Data Input (TDI) line from the external tester supplies data to the TDI pin of the first device
in the chain (in this case, the dsPIC33F/PIC24H device). The resulting test data for this
two-device chain is provided from the Test Data Output (TDO) pin of the second device to the
TDO line of the tester.

This section describes the JTAG module and its general use. For more information on using the
JTAG interface for device programming, refer to 24.4.6 “JTAG Device Programming”.

Figure 24-2:   dsPIC33F/PIC24H Based JTAG Compliant Application Showing Daisy-chaining of Components
In dsPIC33F/PIC24H devices, the hardware for the JTAG boundary scan is implemented as a peripheral module (that is, outside of the CPU core) with additional integrated logic in all I/O ports. The dsPIC33F/PIC24H devices implement a 4-pin JTAG interface, as provided in Table 24-2.

**Table 24-2: 4-pin JTAG Interface**

<table>
<thead>
<tr>
<th>Interface Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Clock Input (TCK)</td>
<td>Provides the clock for test logic.</td>
</tr>
<tr>
<td>Test Mode Select Input (TMS)</td>
<td>Used by the Test Access Port (TAP) to control test operations.</td>
</tr>
<tr>
<td>Test Data Input (TDI)</td>
<td>Serial input for test instructions and data.</td>
</tr>
<tr>
<td>Test Data Output (TDO)</td>
<td>Serial output for test instructions and data.</td>
</tr>
</tbody>
</table>

A logical block diagram of the JTAG module illustrated in Figure 24-3 consists of the following key elements:

- Test Access Port (TAP) interface pins (TDI, TMS, TCK and TDO)
- TAP controller
- Instruction Shift Register (ISR) and Instruction Register (IR)
- Data registers
24.4.1 Test Access Port (TAP) and TAP Controller

The Test Access Port (TAP) on the dsPIC33F/PIC24H device family, is a general purpose port that provides test access to many built-in support functions and test logic defined in IEEE Standard 1149.1. The TAP controller and the associated boundary scan pins are disabled by programming the JTAG Enable bit (JTAGEN) to '0' in the Configuration register (FICD). The TAP controller, by default, is enabled in unprogrammed state of the JTAGEN bit. While enabled, the designated I/O pins become dedicated TAP pins.

Use the following process to enable/disable the JTAG port through your MPLAB IDE setup:
1. In the MPLAB IDE, click Configure > Configuration Bits to display the Configurations Bits window.
2. In the Configuration Bits window, select the Enable/Disable setting under the JTAG Port Enable category.

Note: For more details on the FICD register, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).

To minimize I/O loss due to JTAG scans, the optional TAP Reset (TRST) input pin, specified in the IEEE Standard 1149.1, is not implemented on dsPIC33F/PIC24H devices. For convenience purpose, a “soft” TAP Reset is included in the TAP controller, using the TMS and TCK pins. To force a port Reset, apply a logic high to the TMS pin for at least five rising edges of TCK. Device resets including Power-on Reset (POR), do not automatically result in a TAP Reset. This must be done by the external JTAG controller using the soft TAP Reset.

The TAP controller on the dsPIC33F/PIC24H device family is a synchronous finite state machine that implements the standard 16 states for JTAG scans. Figure 24-4 illustrates all module states of the TAP controller. All BST instructions and test results are communicated through the TAP controller through the TDI pin in a serial format, with the Least Significant bit (LSb) first.

Figure 24-4: TAP Controller Module State Diagram
By manipulating the state of the TMS and the clock pulses on the TCK, the TAP controller can be moved through all of the defined module states to capture, shift and update various instruction and/or data registers. Figure 24-4 illustrates the state changes on TMS as the controller cycles through its state machine. Figure 24-5 illustrates the timing of the TMS and TCK, while transitioning the controller through the appropriate module states for shifting in an instruction. In Figure 24-5, the sequence demonstrates how a TAP controller reads an instruction.

All TAP controller states are entered on the rising edge of the signal on the TCK pin. The TAP controller starts in the Test-Logic Reset state. As the state of the TAP controller is dependent on the previous instruction, and therefore could be unknown, it is a good programming practice to begin in the Test-Logic Reset state.

When TMS is asserted low on the next rising edge of the TCK, the TAP controller moves into the Run-test/Idle state. On the next two rising edges of the TCK, TMS is high, which moves the TAP controller to the Select-IR-Scan state.

On the next two rising edges of TCK, TMS is held low, which moves the TAP controller into the Shift-IR state. An instruction is shifted in to the Instruction Shift register through the TDI on the next four rising edges of TCK. After the TAP controller enters this state, the TDO pin goes from a high-impedance state to active. The controller shifts out the initial state of the IR on the TDO pin, on the falling edges of TCK, and continues to shift out the contents of the IR while in the Shift-IR state. The TDO returns to the high-impedance state on the first falling edge of TCK upon exiting the shift state.

On the next three rising edges of TCK, the TAP controller exits the Shift-IR state, updates the IR and then moves back to the Run-test/Idle state. Data, or another instruction, can now be shifted in to the appropriate data or IR.

**Figure 24-5: TAP State Transitions for Shifting in an Instruction**

<table>
<thead>
<tr>
<th>TCK</th>
<th>TMS</th>
<th>TDI</th>
<th>TDO</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image_url" alt="Diagram of TAP state transitions" /></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note**

1. TDO pin is always in a high-impedance state, until the first falling edge of TCK, in either the Shift_IR or Shift_DR states.
2. TDO is no longer high-impedance. The initial state of the IR is shifted out on the falling edge of TCK.
3. TDO returns to high-impedance again on the first falling edge of TCK in the Exit_IR state.
24.4.2 JTAG Registers

The JTAG module uses a number of registers of various sizes as part of its operation. None of the JTAG registers are located within the device data memory space. They cannot be directly accessed by the user-assigned application in normal operating modes.

24.4.2.1 INSTRUCTION SHIFT REGISTER AND INSTRUCTION REGISTER

The 4-bit IR allows an instruction to be shifted into the device. The instruction selects the data register to access. The parallel output from the IR is latched to protect from the transient data patterns that occur in its shift register stages as the new instruction data is entered. The latched parallel output is controlled, so that it can change state only in the Update-IR and Test-Logic Reset controller states. A list and description of the implemented instructions are provided in 24.4.4 “JTAG Instructions”.

24.4.2.2 DATA REGISTERS

The dsPIC33F/PIC24H device family supports the JTAG data registers listed in Table 24-3.

Table 24-3: JTAG Data Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bypass Register</td>
<td>Provides a minimum length serial path for the movement of test data between TDI and TDO. This path can be selected when no other test data register needs to be accessed during a board-level test operation. Use of the Bypass register in a component speeds access to test data registers in other components on a board-level test data path.</td>
</tr>
<tr>
<td>Microchip Command Shift Register</td>
<td>This 8-bit shift register shifts in Microchip device-specific commands. The parallel output from the shift register is latched to protect from the transient data patterns that occur in its shift register stages as a new command is entered.</td>
</tr>
<tr>
<td>Device ID Register</td>
<td>This 32-bit device IR allows the manufacturer, part number and variant of a component to be determined. For more information on the Device ID register and JTAG ID register, refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152).</td>
</tr>
<tr>
<td>Boundary Scan Register (BSR)</td>
<td>Consists of a number of cells combined to form a single shift-register-based path that is connected between TDI and TDO when an appropriate instruction is selected.</td>
</tr>
</tbody>
</table>
24.4.3 Boundary Scan Register (BSR)

The BSR is a large shift register that consists of all the I/O Boundary Scan Cells (BSCs) daisy-chained together, as illustrated in Figure 24-6. Each I/O pin has one BSC. Each BSC contains three BSC registers: an input cell register, an output cell register and a control cell register. When the SAMPLE/PRELOAD or EXTEST instructions are active, the BSR is placed between the TDI and TDO pins, with the TDI pin as the input and the TDO pin as the output.

The size of the BSR depends on the number of I/O pins on the device. For example, the dsPIC33FJ256GP710 has 82 I/O pins. Three BSC registers for each of the 82 I/Os yields a BSR length of 246 bits. Information on the I/O port pin count for a specific device is found in the specific Boundary Scan Description Language (BSDL) files.

**Note:** The BSC is not used for power supply pins (VDD, VCAP, VSS, AVDD and AVSS). The pins that have the JTAG interconnect function and JTAG control are not part of the scan-chain and are not JTAG testable.

![Figure 24-6: Daisy-chained BSC Registers on a dsPIC33F/PIC24H Device](image-url)
24.4.3.1 BOUNDARY SCAN CELL (BSC)

The BSC captures and overrides I/O input or output data values when JTAG is active. The BSC consists of three single-bit capture register cells and two single-bit holding register cells. The capture cells are daisy-chained to capture the port’s input, output and control (output enable) data. The capture cells also pass JTAG data along to the BSR. Command signals from the TAP controller determine if the JTAG data is captured, and how and when it is clocked out of the BSC.

The first register either captures the internal data sent to the output driver, or provides serially scanned-in data for the output driver. The second register captures the internal output-enable control from the output driver, and also provides serially-scanned output-enable values. The third register captures the input data from the I/O input buffer. Figure 24-7 illustrates a typical BSC and its relationship to the I/O port.

Figure 24-7: BSC and its Relationship to the I/O Port
### 24.4.4 JTAG Instructions

dsPIC33F/PIC24H devices support the mandatory instruction set that is specified by IEEE 1149.1, as well as several optional public instructions defined in the IEEE 1149.1 specification. These devices also implement Microchip-specific instructions. Table 24-4 describes the mandatory, optional and Microchip-specific JTAG instructions.

<table>
<thead>
<tr>
<th>JTAG Instruction</th>
<th>Hex Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Mandatory JTAG Instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BYPASS</td>
<td>0x0F</td>
<td>Bypasses a device in a test chain. In Bypass mode, a single shift register stage provides a minimum length serial path between the TDI and TDO pins.</td>
</tr>
<tr>
<td>SAMPLE/PRELOAD</td>
<td>0x01</td>
<td>Takes snapshots of the component's input and output signals without interfering with the normal operation of the assembled board. The snapshot is taken on the rising edge of TCK in the Capture-DR controller state. The data can be viewed by shifting through the component's TDO output. This instruction also allows the scanning of the BSR without interfering with normal operation of the on-chip system logic. For example, before the EXTEST instruction is selected, data can be loaded onto the latched parallel outputs using PRELOAD. As soon as the EXTEST instruction is transferred to the parallel output of the Instruction register, the preloaded data is driven through the system output pins. This ensures that known data, consistent at the board level, is driven immediately when the EXTEST instruction is entered. Without PRELOAD, indeterminate data would be driven until the first scan sequence is completed.</td>
</tr>
<tr>
<td>EXTEST</td>
<td>0x03</td>
<td>Allows testing of the off-chip circuitry and board level interconnections. Data typically is loaded onto the latched parallel outputs of the Boundary Scan shift register stages, by using the PRELOAD instruction, before the EXTEST instruction is selected. BSR cells at output pins are used to apply test stimuli. BSR cells at input pins are used to capture test results.</td>
</tr>
<tr>
<td><strong>Optional JTAG Instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDCODE</td>
<td>0x02</td>
<td>Selects a 32-bit identification register to be connected for serial access between TDI and TDO in the Shift-DR controller state. This instruction causes the 32-bit device identification word to be shifted out on the TDO pin.</td>
</tr>
<tr>
<td>HIGHZ</td>
<td>0x04</td>
<td>Places the component in a state in which all of its system logic outputs are placed in an inactive drive state (for example, high impedance). In this state, an in-circuit test system drives the signals onto the connections normally driven by a component output without damaging the component. In HIGHZ mode, the Bypass register is connected between the TDI and TDO pins in the Shift-DR state.</td>
</tr>
<tr>
<td><strong>Microchip-Specific JTAG Instructions</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCHP_SCAN</td>
<td>0x07</td>
<td>Selects the internal Microchip-specific scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.</td>
</tr>
</tbody>
</table>
| MCHP_CMD | 0x08 | Selects 8-bit Microchip Command shift register to be connected for serial access between the TDI and TDO pins in the Shift-DR controller state. This shift register supports up to 256 commands. The following two commands are available for the user; the rest are reserved:  
  - JTAG_MCLR (0x01): Performs a device Master Clear Reset while the JTAG interface is active; functionally equivalent to hardware MCLR. The TAP interface itself is not reset.  
  - JTAG_MUX (0x02): Switches the JTAG interface to ICSP operation. After this command, TDI and TDO assume the PGDx functions (split input and output, respectively) and TCK functions as PGC. |
24.4.5 Boundary Scan Testing (BST)

Boundary Scan Testing (BST) is the method of controlling and observing the boundary pins of the JTAG compliant device with user software. BST can be used to test connectivity between devices by daisy-chaining the JTAG compliant devices to form a single scan chain. Several scan chains can exist on a printed circuit board to form multiple scan chains. These multiple scan chains can then be driven simultaneously to test many components in parallel. Scan chains can contain both, JTAG compliant devices and non-JTAG compliant devices.

A key advantage of the BST is that it can be implemented without physical test probes. A 4-wire or 5-wire interface, and an appropriate test platform is required for implementing the BST. Since JTAG boundary scan has been available for many years, many software tools exist for testing scan chains without the need for extensive physical probing. The main drawback to BST is that it can only evaluate digital signals and circuit continuity. It cannot measure input or output voltage levels or currents.

24.4.5.1 RELATED JTAG FILES

To implement BST, all JTAG test tools require a BSDL file. The BSDL file is a subset of the VHSIC Hardware Description Language (VHDL), and is described as part of the IEEE 1149.1 Standard. The device-specific BSDL file describes how the standard is implemented on a device and how it operates. The BSDL file for a specific device includes the following:

- Pinout and package configuration for the particular device
- Physical location of the TAP pins
- Device ID register and the device ID
- Length of the IR
- Supported BST instructions and their binary codes
- Length and structure of the BSR
- BSC definition

Device-specific BSDL files are available from the Microchip web site (www.microchip.com). The name for each BSDL file is the device name and silicon revision. For example, dsPIC33FJ256GP710.BSD is the BSDL file for the dsPIC33FJ256GP710 device.

24.4.6 JTAG Device Programming

The JTAG interface can also be used to program the dsPIC33F/PIC24H devices in their user applications. Using the JTAG interface allows users to include a specific test and programming port into their user-assigned applications, with a single 4-pin interface, without imposing the circuit constraints that the ICSP interface may require.

JTAG device programming actually uses the standard ICSP method over the four pins of the TAP interface. When triggered by the appropriate JTAG command sequence, the TDI, TDO and TCK pins assume the functions of the PGDx and PGCx pins. Apart from the pin remapping, ICSP programming over the JTAG interface behaves exactly as it does over the standard ICSP interface.

Because of the added time overhead for switching the TAP interface, JTAG device programming is slightly longer than the standard ICSP programming over the PGCx and PGDx pins. Enhanced ICSP programming is not available with JTAG programming.

Following are the steps required for JTAG device programming:

1. Shift the MCHP_CMD instruction (0x08) into the Instruction Shift register. This instruction selects the 8-bit Microchip Command register to be connected for serial access between the TDI and TDO pins.
2. Shift the JTAG_MUX instruction (0x02) into the Microchip Command register. This instruction switches the JTAG interface to the ICSP operation. This command causes the TDI and TDO pins to assume the PGD functions and the TCK pin to assume the PGC function.
24.5 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Programming and Diagnostics module are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related applications notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site ([www.microchip.com](http://www.microchip.com)) for additional Application Notes and code examples for the dsPIC33F/PIC24H family of devices.
24.6 REVISION HISTORY

Revision A (April 2007)
This is the initial released version of the document

Revision B (February 2010)
This revision incorporates the following updates:

- Renamed the Family Reference Manual name from dsPIC33F to dsPIC33F/PIC24H
- All references to dsPIC33F in the document are updated to dsPIC33F/PIC24H
- Figures:
  - Removed Figure 24-6: Device ID Register
- Note:
  - Added a note with information to customers for utilizing family reference manual sections and data sheets as a joint reference (see note above 24.1 “Introduction”)
- Sections:
  - Removed the following redundant point in 24.2 “In-Circuit Serial Programming™ (ICSP™)”: Originally introduced for 8-bit PIC16 devices, this method is used for virtually all Microchip microcontrollers
- Tables:
  - Removed the following reference to Figure 24-6: Device ID Register, in Table 24-3:
    The bit format of the dsPIC33F/PIC24H device is shown in Figure 24-3. It consists of an 11-bit manufacturer ID assigned by the IEEE (29h for Microchip Technology), device part number and device revision number
    For example, the JTAG ID for a dsPIC33FJ256GP710 device is:
    Manufacturer ID = 0x29
    Part number = 0XFF
    Silicon revision = A2
    JTAG ID = 0x03FC2053
  - Added the following reference in Table 24-3 (refer to Function column of Device ID Register in the table): Refer to the “dsPIC33F/PIC24H Flash Programming Specification” (DS70152) for more details on Device ID register and JTAG ID register
- Changes to the text and formatting were incorporated throughout the document

Revision C (May 2012)
This revision incorporates the following updates:

- Figures:
  - Renamed VDDCORE to VCAP in Figure 24-1
- Sections:
  - Removed VDDCORE and added VCAP in the note in 24.4.3 “Boundary Scan Register (BSR)”
- Minor updates to text and formatting were incorporated throughout the document
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademark information.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MxLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rflAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-272-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/suppor

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9886-6733  
Fax: 61-2-9886-6755

**China - Beijing**  
Tel: 86-10-8506-7000  
Fax: 86-10-8506-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-28-8980-9588  
Fax: 86-28-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**  
Tel: 81-6-66-152-7160  
Fax: 81-6-66-152-9310

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-8850

**Philippines - Manila**  
Tel: 886-2-634-9065  
Fax: 886-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-02-337-42611  
Fax: 39-02-337-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820