Section 3. Memory Organization

HIGHLIGHTS

This section of the manual contains the following topics:

3.1 Introduction ................................................................................................................ 3-2
3.2 Control Registers ....................................................................................................... 3-2
3.3 PIC32MX Memory Layout ....................................................................................... 3-13
3.4 PIC32MX Address Map ........................................................................................... 3-15
3.5 Bus Matrix ................................................................................................................ 3-29
3.6 I/O Pin Control ......................................................................................................... 3-33
3.7 Operation in Power-Saving and Debug Modes ....................................................... 3-33
3.8 Code Examples ....................................................................................................... 3-34
3.9 Design Tips .............................................................................................................. 3-35
3.10 Related Application Notes ................................................................................... 3-36
3.11 Revision History .................................................................................................... 3-37
3.1 INTRODUCTION

The PIC32MX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program memory, data memory, SFRs and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing the PIC32MX to execute from data memory.

Key features of PIC32MX memory organization include the following:

- 32-bit native data width
- Separate User and Kernel mode address spaces
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus-exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable and non-cacheable address regions

3.2 CONTROL REGISTERS

This section lists the Special Function Registers (SFRs) used for setting the RAM and Flash memory partitions for data and code (for both User and Kernel mode).

The following is a list of available SFRs:

- BMXCON: Configuration Register
- BMXxxxBA: Memory Partition Base Address Registers
- BMXDRMSZ: Data RAM Size Register
- BMXPFMSZ: Program Flash Size Register
- BMXBOOTSZ: Boot Flash Size Register

3.2.1 BMXCON Register

This register configures program Flash cacheability for DMA accesses, bus error exceptions, data RAM wait states and arbitration modes.

3.2.2 BMXxxxBA Registers

These registers identify relative base addresses for kernel, User mode data and User mode program space in RAM.

3.2.3 BMXDRMSZ Register

This read-only register identifies the size of the Data RAM in bytes.

3.2.4 BMXPFMSZ Register

This read-only register identifies the size of the Program Flash Memory in bytes.

3.2.5 BMXBOOTSZ Register

This read-only register identifies the size of the Boot Program Flash Memory in bytes.

Table 3-1 provides a brief summary of all memory organization-related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.
### Table 3-1: Memory Organization SFR Summary

<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Name</th>
<th>Bit Range</th>
<th>Bit 31/23/15/7</th>
<th>Bit 30/22/14/6</th>
<th>Bit 29/21/13/5</th>
<th>Bit 28/20/12/4</th>
<th>Bit 27/19/11/3</th>
<th>Bit 26/18/10/2</th>
<th>Bit 25/17/9/1</th>
<th>Bit 24/16/8/0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2000</td>
<td>BMXCON</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXCONCLR</td>
<td>BMXCONCR</td>
<td>BMXCONCR</td>
<td>BMXCONCR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXERRIXI</td>
<td>BMXERRICD</td>
<td>BMXERRDMA</td>
<td>BMXERRDS</td>
<td>BMXERRIS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7:0</td>
<td>—</td>
<td>BMXWSDRM</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXARB&lt;2:0&gt;</td>
<td>—</td>
</tr>
<tr>
<td>0x2010</td>
<td>BMXDKPBA</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDKPBA&lt;15:8&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDKPBA&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2020</td>
<td>BMXDUPBA</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDUPBA&lt;15:8&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDUPBA&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2030</td>
<td>BMXDUPBA</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDUPBA&lt;19:16&gt;</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDUPBA&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2040</td>
<td>BMXDRMSZ</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDRMSZ&lt;31:24&gt;</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXDRMSZ&lt;23:16&gt;</td>
<td>—</td>
<td>—</td>
<td>BMXDRMSZ&lt;15:8&gt;</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7:0</td>
<td>—</td>
<td>BMXDRMSZ&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2050</td>
<td>BMXPUPBA</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXPUPBA&lt;15:8&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>BMXPUPBA&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2060</td>
<td>BMXPFMSZ</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXPFMSZ&lt;31:24&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXPFMSZ&lt;23:16&gt;</td>
<td>—</td>
<td>—</td>
<td>BMXPFMSZ&lt;15:8&gt;</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7:0</td>
<td>—</td>
<td>BMXPFMSZ&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>0x2070</td>
<td>BMXBOOTSZ</td>
<td>31:24</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXBOOTSZ&lt;31:24&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>23:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BMXBOOTSZ&lt;23:16&gt;</td>
<td>—</td>
<td>—</td>
<td>BMXBOOTSZ&lt;15:8&gt;</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15:8</td>
<td>—</td>
<td>BMXBOOTSZ&lt;7:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

**Legend:** — = unimplemented, read as ‘0’. Address offset values are shown in hexadecimal.

**Note 1:** This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., BMXCONCLR). Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

**Note 2:** This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the register name (e.g., BMXCONSET). Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

**Note 3:** This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., BMXCONINV). Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
### BMXCON: Bus Matrix Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Access</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>r-x</td>
<td>BMXCHEDMA: BMX PFM Cacheability for DMA Accesses bit</td>
</tr>
<tr>
<td>26</td>
<td>r-x</td>
<td>BMXCHEDMA: BMX PFM Cacheability for DMA Accesses bit</td>
</tr>
<tr>
<td>25-21</td>
<td>r-x</td>
<td>Reserved: Write ‘0’; ignore read</td>
</tr>
<tr>
<td>20</td>
<td>r-x</td>
<td>BMXERRIXI: Enable Bus Error from IXI bit</td>
</tr>
<tr>
<td>19</td>
<td>r-x</td>
<td>BMXERRICD: Enable Bus Error from ICD Debug Unit bit</td>
</tr>
<tr>
<td>18</td>
<td>r-x</td>
<td>BMXERRDMA: Bus Error from DMA bit</td>
</tr>
<tr>
<td>17</td>
<td>r-x</td>
<td>BMXERRDS: Bus Error from CPU Data Access bit (disabled in DEBUG mode)</td>
</tr>
<tr>
<td>16</td>
<td>r-x</td>
<td>BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in DEBUG mode)</td>
</tr>
<tr>
<td>15-8</td>
<td>r-x</td>
<td>Reserved: Write ‘0’; ignore read</td>
</tr>
<tr>
<td>7</td>
<td>R/W-1</td>
<td>BMXWSDRM</td>
</tr>
<tr>
<td>0</td>
<td>R/W-0</td>
<td>BMXARB&lt;2:0&gt;</td>
</tr>
</tbody>
</table>

**Legend:**
- R = Readable bit
- W = Writable bit
- P = Programmable bit
- r = Reserved bit
- U = Unimplemented bit
- n = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

**Note 1:** This register has an associated Clear register (BMXCONCLR) at an offset of 0x4 bytes. Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

**Note 2:** This register has an associated Set register (BMXCONSET) at an offset of 0x8 bytes. Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

**Note 3:** This register has an associated Invert register (BMXCONINV) at an offset of 0xC bytes. Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
Register 3-1: BMXCON: Bus Matrix Configuration Register \(^{(1,2,3)}\) (Continued)

- **bit 15-7**: `Reserved`: Write ‘0’; ignore read
- **bit 6**: `BMXWSRDM`: CPU Instruction or Data Access from Data RAM Wait State bit
  - 1 = Data RAM accesses from CPU have one wait state for address setup
  - 0 = Data RAM accesses from CPU have zero wait states for address setup
- **bit 5-3**: `Reserved`: Write ‘0’; ignore read
- **bit 2-0**: `BMXARB<2:0>`: Bus Matrix Arbitration Mode bits
  - 111...011 = Reserved (using these Configuration modes will produce undefined behavior)
  - 010 = Arbitration Mode 2
  - 001 = Arbitration Mode 1 (default)
  - 000 = Arbitration Mode 0

**Note 1**: This register has an associated Clear register (BMXCONCLR) at an offset of 0x4 bytes. Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

**2**: This register has an associated Set register (BMXCONSET) at an offset of 0x8 bytes. Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

**3**: This register has an associated Invert register (BMXCONINV) at an offset of 0xC bytes. Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
Register 3-2: BMXDKPBA: Data RAM Kernel Program Base Address Register\(^{(1,2,3,4,5)}\)

<table>
<thead>
<tr>
<th>bit 31</th>
<th>bit 24</th>
<th>bit 23</th>
<th>bit 16</th>
<th>bit 15</th>
<th>bit 8</th>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>bit 31</td>
<td>bit 24</td>
<td>bit 23</td>
<td>bit 16</td>
<td>bit 15</td>
<td>bit 8</td>
<td>bit 7</td>
<td>bit 0</td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit  W = Writable bit  P = Programmable bit  r = Reserved bit  
U = Unimplemented bit  -n = Bit Value at POR: ('0', '1', x = Unknown)

Legend:
R = Readable bit  W = Writable bit  P = Programmable bit  r = Reserved bit  
U = Unimplemented bit  -n = Bit Value at POR: ('0', '1', x = Unknown)

- **bit 31-16**: Reserved: Write ‘0’; ignore read
- **bit 15-11**: BMXDKPBA<15:11>: DRM Kernel Program Base Address bits
  When non-zero, this value selects the relative base address for kernel program space in RAM
- **bit 10-0**: BMXDKPBA<10:0>: Read-Only bits
  Value is always ‘0’, which forces 2 KB increments

**Note 1**: This register has an associated Clear register (BMXDKPBACLR) at an offset of 0x4 bytes. Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

**2**: This register has an associated Set register (BMXDKPBASET) at an offset of 0x8 bytes. Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

**3**: This register has an associated Invert register (BMXDKPBAINV) at an offset of 0xC bytes. Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

**4**: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

**5**: The value in this register must be less than or equal to BMXDRMSZ.
Section 3. Memory Organization

Register 3-3: **BMXDUDBA: Data RAM User Data Base Address Register** *(1,2,3,4,5)*

<table>
<thead>
<tr>
<th>bit 31</th>
<th>bit 24</th>
<th>bit 23</th>
<th>bit 16</th>
<th>bit 15</th>
<th>bit 8</th>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
<td>r-x</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 31</td>
<td>bit 24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit
- **W** = Writable bit
- **P** = Programmable bit
- **r** = Reserved bit
- **U** = Unimplemented bit
- **-n** = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **P** = Programmable bit
- **r** = Reserved bit
- **U** = Unimplemented bit
- **-n** = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

bit 31-16 **Reserved:** Write ‘0’; ignore read

bit 15-11 **BMXDUDBA<15:11>:** DRM User Data Base Address bits
When non-zero, the value selects the relative base address for User mode data space in RAM
**Note:** If non-zero, the value must be greater than BMXDKPBA.

bit 10-0 **BMXDUDBA<10:0>:** Read-Only bits
Value is always ‘0’, which forces 2 KB increments

**Note 1:** This register has an associated Clear register (BMXDUDBACLR) at an offset of 0x4 bytes. Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

2: This register has an associated Set register (BMXDUDBASET) at an offset of 0x8 bytes. Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register (BMXDUDBAINV) at an offset of 0xC bytes. Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

4: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

5: The value in this register must be less than or equal to BMXDRMSZ.
Register 3-4: BMXDUPBA: Data RAM User Program Base Address Register $^{(1,2,3,4,5)}$

<table>
<thead>
<tr>
<th>bit 31</th>
<th>bit 24</th>
</tr>
</thead>
<tbody>
<tr>
<td>r-x</td>
<td>r-x</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 23</th>
<th>bit 16</th>
</tr>
</thead>
<tbody>
<tr>
<td>r-x</td>
<td>r-x</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td></td>
<td>BMXDUPBA&lt;15:8&gt;</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-0</td>
<td>R-0</td>
</tr>
<tr>
<td></td>
<td>BMXDUPBA&lt;7:0&gt;</td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit  W = Writable bit  P = Programmable bit  r = Reserved bit  U = Unimplemented bit  -n = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

- bit 31-16  **Reserved:** Write ‘0’; ignore read
- bit 15-11  **BMXDUPBA<15:11>:** DRM User Program Base Address bits
  When non-zero, the value selects the relative base address for User mode program space in RAM
  **Note:** If non-zero, BMXDUPBA must be greater than BMXDRDBA.
- bit 10-0  **BMXDUPBA<10:0>:** Read-Only bits
  Value is always ‘0’, which forces 2 KB increments

**Note 1:** This register has an associated Clear register (BMXDUPBACLR) at an offset of 0x4 bytes. Writing a ‘1’ to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

**2:** This register has an associated Set register (BMXDUPBASET) at an offset of 0x8 bytes. Writing a ‘1’ to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

**3:** This register has an associated Invert register (BMXDUPBAINV) at an offset of 0xC bytes. Writing a ‘1’ to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

**4:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

**5:** The value in this register must be less than or equal to BMXDRMSZ.
Register 3-5: BMXDRMSZ: Data RAM Size Register

<table>
<thead>
<tr>
<th>bit 31-0</th>
<th>BMWXDRMSZ&lt;31:24&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 31</td>
<td></td>
</tr>
<tr>
<td>bit 24</td>
<td></td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit  W = Writable bit  P = Programmable bit  r = Reserved bit
U = Unimplemented bit  -n = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

bit 31-0  BMWXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits
Static value that indicates the size of the Data RAM in bytes:
0x00002000 = device has 8 KB RAM
0x00004000 = device has 16 KB RAM
0x00008000 = device has 32 KB RAM
0x00010000 = device has 64 KB RAM
0x00020000 = device has 128 KB RAM
Register 3-6: **BMXPUPBA: Program Flash (PFM) User Program Base Address Register**

<table>
<thead>
<tr>
<th>bit 31-20</th>
<th>bit 19-11</th>
<th>bit 10-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved: Write '0'; ignore read</td>
<td><strong>BMXPUPBA&lt;19:11&gt;:</strong> Program Flash (PFM) User Program Base Address bits</td>
<td><strong>BMXPUPBA&lt;10:0&gt;:</strong> Read-Only bits</td>
</tr>
<tr>
<td>Value is always '0', which forces 2 KB increments</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- R = Readable bit
- W = Writable bit
- P = Programmable bit
- r = Reserved bit
- U = Unimplemented bit
- -n = Bit Value at POR: ('0', '1', x = Unknown)

Note 1: This register has an associated Clear register (BMXPUPBACLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

2: This register has an associated Set register (BMXPUPPBASET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register (BMXPUPBAINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

4: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode program usage.

5: The value in this register must be less than or equal to BMXPFMSZ.
Register 3-7: BMXPFMSZ: Program Flash (PFM) Size Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>BMXPFMSZ&lt;31:24&gt;: Program Flash Memory (PFM) Size bits</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit
- **W** = Writable bit
- **P** = Programmable bit
- **r** = Reserved bit
- **U** = Unimplemented bit
- **n** = Bit Value at POR: (‘0’, ‘1’, x = Unknown)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>BMXPFMSZ&lt;31-0&gt;: Program Flash Memory (PFM) Size bits</td>
</tr>
</tbody>
</table>

Static value that indicates the size of the PFM in bytes:
- 0x00008000 = device has 32 KB Flash
- 0x00010000 = device has 64 KB Flash
- 0x00020000 = device has 128 KB Flash
- 0x00040000 = device has 256 KB Flash
- 0x00080000 = device has 512 KB Flash
Register 3-8: BMXBOOTSZ: Boot Flash (IFM) Size Register

<table>
<thead>
<tr>
<th>bit 31-0</th>
<th>BMXBOOTSZ&lt;31:0&gt;: Boot Flash Memory (BFM) Size bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static value that indicates the size of the Boot PFM in bytes:</td>
<td></td>
</tr>
<tr>
<td>0x00003000 = device has 12 KB boot Flash</td>
<td></td>
</tr>
</tbody>
</table>
3.3 PIC32MX MEMORY LAYOUT

The PIC32MX microcontrollers implement two address spaces: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions. Physical addresses are used by peripherals, such as DMA and Flash controllers, that access memory independently of the CPU.

**Figure 3-1: Virtual to Physical Fixed Memory Mapping**
The entire 4 GB virtual address space is divided into two primary regions: user and kernel space. The lower 2 GB of space from the User mode segment is called USEG/KUSEG. A User mode application must reside and execute in the USEG segment. The USEG segment is also available to all Kernel mode applications, which is why it is also named KUSEG – to indicate that it is available to both User and Kernel modes. When operating in User mode, the bus matrix must be configured to make part of the Flash and data memory available in the USEG/KUSEG segment. See Section 3.4 “PIC32MX Address Map” for more details.

**Figure 3-2: User/Kernel Address Segments**

The upper 2 GB of virtual address space forms the kernel only space. The kernel space is divided into four segments of 512 MB each: KSEG0, KSEG1, KSEG2 and KSEG3. Only Kernel mode applications can access kernel space memory. The kernel space includes all peripheral registers. Consequently, only Kernel mode applications can monitor and manipulate peripherals. Only KSEG0 and KSEG1 segments point to real memory resources. Segment KSEG2 is available to the EJTAG probe debugger, as explained in the MIPS documentation (refer to the EJTAG specification). The PIC32MX only uses KSEG0 and KSEG1 segments. The Boot Flash Memory (BFM), Program Flash Memory (PFM), Data RAM Memory (DRM) and peripheral SFRs are accessible from either KSEG0 or KSEG1.

The Fixed Mapping Translation (FMT) unit translates the memory segments into corresponding physical address regions. Figure 3-1 illustrates the fixed mapping scheme implemented by the PIC32MX core between the virtual and physical address space. A virtual memory segment may also be cached, provided the cache module is available on the device. Please note that the KSEG1 memory segment is not cacheable, while KSEG0 and USEG/KUSEG are cacheable.

The mapping of the memory segments depend on the CPU error level (set by the ERL bit in the CPU Status register). Error Level is set (ERL = 1) by the CPU on a Reset, Soft Reset or NMI. In this mode, the processor runs in Kernel mode and USEG/KUSEG are treated as unmapped and uncached regions, and the mapping in Figure 3-1 does not apply. This mode is provided for compatibility with other MIPS processor cores that use a TLB-based MMU. The C start-up code clears the ERL bit to zero, so that when application software starts up, it sees the proper virtual to physical memory mapping as illustrated in Figure 3-1.

Segments KSEG0 and KSEG1 are always translated to physical address 0x0. This translation arrangement allows the CPU to access identical physical addresses from two separate virtual addresses: one from KSEG0 and the other from KSEG1. As a result, the application can choose to execute the same piece of code as either cached or uncached. See Section 4. “Prefetch Cache Module” (DS61119) for more details. The on-chip peripherals are visible through KSEG1 segment only (uncached access).
3.4 PIC32MX ADDRESS MAP

The Program Flash Memory is divided into kernel and user partitions. The kernel program Flash space starts at physical address 0x1D000000, whereas the user program Flash space starts at physical address 0xBD000000 + BMXPUDBA register value. Similarly, the internal RAM is also divided into kernel and user partitions. The kernel RAM space starts at physical address 0x00000000, whereas the user RAM space starts at physical address 0xBF000000 + BMDUDBA register value. By default, the full Flash memory and RAM are mapped to Kernel mode application only.

Please note that the BMXxxxBA register settings must match the memory model of the target software application. If the linked code does not match the register values, the program may not run and may generate bus error exceptions on start-up.

Note: The Program Flash Memory is not writable through its address map. A write to the PFM address range causes a bus error exception.

3.4.1 Virtual to Physical Address Calculation (and Vice-Versa)

To translate the kernel address (KSEG0 or KSEG1) to a physical address, perform a “Bitwise AND” operation of the virtual address with 0x1FFFFFFF:

- Physical Address = Virtual Address and 0x1FFFFFFF

For physical address to KSEG0 virtual address translation, perform a “Bitwise OR” operation of the physical address with 0x80000000:

- KSEG0 Virtual Address = Physical Address | 0x80000000

For physical address to KSEG1 virtual address translation, perform a “Bitwise OR” operation of the physical address with 0xA0000000:

- KSEG1 Virtual Address = Physical Address | 0xA0000000

To translate from KSEG0 to KSEG1 virtual address, perform a “Bitwise OR” operation of the KSEG0 virtual address with 0x20000000:

- KSEG1 Virtual Address = KSEG0 Virtual Address | 0x20000000
Table 3-2: PIC32MX Address Map

<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Virtual Addresses</th>
<th>Physical Addresses</th>
<th>Size in Bytes</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Begin Address</td>
<td>End Address</td>
<td>Begin Address</td>
<td>End Address</td>
</tr>
<tr>
<td>Boot Flash</td>
<td>0xBFC000000</td>
<td>0xBFC02FFF</td>
<td>0x1FC00000</td>
<td>0x1FC02FFF</td>
</tr>
<tr>
<td>Peripheral</td>
<td>0xBF800000</td>
<td>0xBF8FFFFF</td>
<td>0x1F800000</td>
<td>0x1F8FFFFF</td>
</tr>
<tr>
<td>KSEG1 Program Flash</td>
<td>0xBD000000 + BMXPUPBA</td>
<td>0xBDF000000 + BMXDUDBA - 1</td>
<td>0x1D000000 + BMXPUPBA</td>
<td>0x1DF000000 + BMXDUDBA - 1</td>
</tr>
<tr>
<td>KSEG1 Program RAM(6)</td>
<td>0xA00000000 + BMXDPBA</td>
<td>0x1A00000000 + BMXDPBA - 1</td>
<td>0x00000000 + BMXDPBA</td>
<td>0x00000000 + BMXDPBA - 1</td>
</tr>
<tr>
<td>KSEG0 Program Flash</td>
<td>0x9D000000 + BMXPUPBA</td>
<td>0x9DF000000 + BMXDUDBA - 1</td>
<td>0x1D000000 + BMXPUPBA</td>
<td>0x1DF000000 + BMXDUDBA - 1</td>
</tr>
<tr>
<td>KSEG0 Program RAM(6)</td>
<td>0x80000000 + BMXDPBA</td>
<td>0x80000000 + BMXDPBA - 1</td>
<td>0x00000000 + BMXDPBA</td>
<td>0x00000000 + BMXDPBA - 1</td>
</tr>
</tbody>
</table>

Note 1: Program Flash virtual addresses in the non-cacheable range (KSEG1).
Note 2: Program Flash virtual addresses in the cacheable and prefetchable range (KSEG0).
Note 3: The RAM size varies between PIC32MX device variants.
Note 4: The Flash size varies between PIC32MX device variants.
Note 5: When the BMXPUPBA register is equal to ‘0’, all program Flash is allocated to Kernal mode program usage. This is the default state at Reset.
Note 6: When the BMXDPBA, BMXDPBA, or BMXDPBA register is equal to ‘0’, all RAM is allocated to Kernal mode data usage. This is the default state at Reset.
3.4.2 Program Flash Memory Partitioning

The Program Flash Memory can be partitioned for User and Kernel mode programs as illustrated in Figure 3-1.

At Reset, the User mode partition does not exist (BMXPUPBA is initialized to ‘0’). The entire program Flash memory is mapped to Kernel mode program space starting at virtual address KSEG1:0xBD000000 (or KSEG0:0x9D000000). To set up a partition for the User mode program, initialize BMXPUPBA as follows:

- BMXPUPBA = BMXPFMSZ – USER_FLASH_PGM_SZ

The USER_FLASH_PGM_SZ is the partition size of the User mode program. BMXPFMSZ is the bus matrix register that holds the total size of program Flash memory.

Example:

- Assuming the PIC32MX device has 512 Kbytes of Flash memory, the BMXPFMSZ will contain 0x00080000.
- To create a user Flash program partition of 20 Kbytes (0x5000):
  - BMXPUPBA = 0x80000 – 0x5000 = 0x7B000

The size of the user Flash will be 20K and the size left for the kernel Flash will be 512 Kbytes – 20 Kbytes = 492 Kbytes.

The user Flash partition will extend from 0x7D07B000 to 0x7D07FFFF (virtual addresses).

The Kernel mode partition always starts from KSEG1:0xBD000000 or KSEG0:0x9D000000. In the above example, the kernel partition will extend from 0xBD000000 to 0xBD07AFFF (492 Kbytes in size).
3.4.3 RAM Partitioning

The RAM memory can be divided into four partitions. These are:

- Kernel Data
- Kernel Program
- User Data
- User Program

In order to execute from data RAM, a kernel or user program partition must be defined. At Power-on Reset (POR), the entire data RAM is assigned to the kernel data partition. This partition always starts from the base of the data RAM. See Figure 3-4 for details.

**Note 1:** To properly partition the RAM, you have to program all of the following registers: BMXDKPBA, BMXDUDBA and BMXDUPBA.

**Note 2:** The size of the available RAM is given by the BMXDRMSZ register.

---

**Figure 3-3:** Flash Partitioning

![Flash Partitioning Diagram]

Note 1: Kernel Flash Size = BMXPUPBA.

2: User Flash Size = BMXPFMSZ-BMXPUPBA.

3: If BMXPUPBA is ‘0’, then:
   K Flash Size = BMXPFMSZ (i.e., all the Flash)  
   User Flash Size = 0
### Section 3. Memory Organization

#### Figure 3-4: RAM Partitioning

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>KSEG0: 0x80000000 +BMXDUDBA</td>
<td>0x00000000</td>
</tr>
<tr>
<td>KSEG1: 0xA0000000 +BMXDUDBA</td>
<td>0x00000000 +BMXDUDBA</td>
</tr>
<tr>
<td>KSEG0: 0x80000000 +BMXDPBA</td>
<td>0x00000000 +BMXDPBA</td>
</tr>
<tr>
<td>KSEG1: 0xA0000000 +BMXDPBA</td>
<td>0x00000000 +BMXDPBA</td>
</tr>
<tr>
<td>0x7F000000 +BMXDUPBA</td>
<td>0xBF000000 +BMXDUPBA</td>
</tr>
<tr>
<td>0x7F000000 +BMXDUPBA</td>
<td>0xBF000000 +BMXDUPBA</td>
</tr>
</tbody>
</table>

**Note 1:** Kernel Data RAM Size = BMXDPBA.

**2:** Kernel Program RAM Size = BMXDUDBA - BMXDPBA.

**3:** User Data RAM Size = BMXDUPBA - BMXDPBA.

**4:** User Program RAM Size = BMXDRMSZ - BMXDUPBA.

**5:** If BMXDPBA, BMXDUDBA or BMXDUPBA is ‘0’, then:
- Kernel Data RAM Size = BMXDRMSZ (i.e., all RAM)
- Kernel Program RAM Size = 0
- User Data RAM Size = 0
- User Program RAM Size = 0
3.4.3.1 Kernel Data RAM Partition

The kernel data RAM partition is located at virtual address KSEG0:0x80000000, KSEG1:0xA0000000. It is always active and cannot be disabled.

Please note that if any of the BMXDPBA, BMXDDBA or BMXDUPBA register is '0', then the whole RAM is assigned to kernel data RAM (i.e., the size of the kernel data RAM partition is given by the BMXDRMSZ register value; see Figure 3-5). Otherwise, the size of the kernel data RAM partition is given by the value of the BMXDPBA register (see Figure 3-6).

The kernel data RAM partition exists on Reset and takes up all the available RAM, as the BMXDPBA, BMXDDBA and BMXDUPBA registers default to zero at any Reset.

Figure 3-5: RAM Partitioning When BMXDPBA, BMXDDBA or BMXDUPBA = 0

Note: Kernel Data RAM Size = BMXDRMSZ.
Section 3. Memory Organization

Figure 3-6: Kernel Data RAM Partitioning

- Physical Address
- Virtual Address
- BMXDRMSZ
- Other Data RAM Partitions
- Kernel Data RAM Partition: KSEG0/KSEG1
- KSEG0: 0x80000000 + BMXDKPBA
- KSEG1: 0xA0000000 + BMXDKPBA

**Note 1:** Kernel Data RAM Size = BMXDKPBA.

**2:** None of the registers BMXDKPBA, BMXDUBA or BMXDUPBA = 0.
3.4.3.2 Kernel Program RAM Partition

The kernel program RAM partition is required if code needs to be executed from data RAM in Kernel mode.

This partition starts at KSEG0:0x80000000 + BMXDKPBA (KSEG1:0xA0000000 + BMXDKPBA), and its size is given by BMXDUDBA - BMXDKPBA. See Figure 3-7.

The kernel program RAM partition does not exist on Reset, as the BMXDKPBA and BMXDUDBA registers default to zero at Reset.

Figure 3-7: Kernel Program RAM Partitioning

Virtual Address

KSEG0: 0x80000000
+BMXDUDBA

KSEG1: 0xA0000000
+BMXDUDBA

User Data RAM Partitions

KSEG0: 0x80000000
+BMXDKPBA

KSEG1: 0xA0000000
+BMXDKPBA

Kernel Program RAM Partition
KSEG 0/1

KSEG0: 0x80000000
KSEG1: 0xA0000000

Kernel Data RAM Partition
KSEG0/KSEG1

Physical Address

BMXDRMSZ

Note 1: Kernel Program RAM Size = BMXDUDBA - BMXDKPBA.

2: None of BMXDKPBA, BMXDUDBA or BMXDUPBA = 0.
### 3.4.3.3 User Data RAM Partition

For User mode applications, a User mode data partition in RAM is required. This partition starts at address 0x7F000000 + BMXDUDBA, and its size is given by BMXDUPBA - BMXDUDBA (see Figure 3-8).

The user data RAM partition does not exist on Reset, as the BMXDUDBA and BMXDUPBA registers default to zero at Reset.

**Figure 3-8: User Data RAM Partitioning**

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7F000000</td>
<td>BMXDRMSZ</td>
</tr>
<tr>
<td>0x7F000000 + BMXDUPBA</td>
<td>User Program RAM Partitions</td>
</tr>
<tr>
<td>0x7F000000 + BMXDUDBA</td>
<td>User Data RAM Partitions</td>
</tr>
</tbody>
</table>

**Note 1:** User Data RAM Size = BMXDUPBA - BMXDUDBA.

**Note 2:** None of the registers BMXDKPBA, BMXDUDBA or BMXDUPBA = 0.
3.4.3.4 User Program RAM Partition

The user program partition in data RAM is required if code needs to be executed from data RAM in User mode. This partition starts at address 0x7F000000 + BMXDUPBA, and its size is given by BMXDRMSZ – BMXDUPBA. See Figure 3-9.

The User Program RAM partition does not exist on Reset, as the BMXDUPBA register defaults to zero at Reset.

Figure 3-9: User Program RAM Partitioning

Note 1: User Program RAM Size = BMXDRMSZ - BMXDUPBA.
2: None of the registers BMXDKPBA, BMXDUBDA or BMXDUPBA = 0.
3.4.3.5 RAM Partitioning Examples

This section provides the following practical examples of RAM partitioning:

- RAM Partitioned as Kernel Data
- RAM Partitioned as Kernel Data and Kernel Program
- RAM Partitioned as Kernel Data and User Data
- RAM Partitioned as Kernel Data, Kernel Program and User Data
- RAM Partitioned as Kernel Data, Kernel Program, User Data and User Program

**Example 1. RAM Partitioned as Kernel Data**

The entire RAM is partitioned as kernel data RAM after a Reset. No other programming is required. Setting the BMXDKPBA, BMXDUDBA or BMXDUPBA register to ‘0’ will partition the entire RAM space to a kernel data partition (see Figure 3-5).

**Example 2. RAM Partitioned as Kernel Data and Kernel Program**

For this example, assume that the available RAM on the PIC32MX device is 32 KB, of which 8 KB kernel data RAM and 24 KB of kernel program RAM are needed. In this example, the user data RAM and user program RAM will have their sizes set to ‘0’.

Please note that a kernel data RAM partition is always required. See Figure 3-10 for details.

The values of the registers are as follows:
- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00002000 (i.e., 8 KB kernel data)
- BMXDUDBA = 0x00008000 (i.e., 0x6000 kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 0, and user program size = 0)

**Figure 3-10: RAM Partitioning for 8 KB Kernel Data and 16 KB Kernel Program**

```
<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>KSEG0: 0x80008000</td>
<td></td>
</tr>
<tr>
<td>= 0x80000000 +BMXDUDBA</td>
<td></td>
</tr>
<tr>
<td>BMXDRMSZ = 0x00008000</td>
<td></td>
</tr>
<tr>
<td>Kernel Program RAM Partition</td>
<td></td>
</tr>
<tr>
<td>KSEG 0/1</td>
<td></td>
</tr>
<tr>
<td>24 KB</td>
<td></td>
</tr>
</tbody>
</table>

| KSEG0: 0x80002000  |
| = 0x80000000 +BMXDKPBA |
| Kernel Data RAM Partition |
| KSEG 0/1 |
| 8 KB |

| KSEG0: 0x80000000  |
| BMXDKPBA = 0x2000 |
| BMXDUDBA = 0x8000 |
| BMXDUPBA = 0x8000 |

Note: Only KSEG0 addresses are shown. For KSEG1 addresses, start at 0xA000000.
```
Example 3. RAM Partitioned as Kernel Data and User Data

For this example, assume that the available RAM on the PIC32MX device is 32 KB, of which 16 KB of kernel data RAM and 16 KB of user data RAM are needed. In this example, the kernel program RAM and user program RAM will have their sizes set to ‘0’. See Figure 3-11 for details.

The values of the registers are as follows:
- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00004000 (i.e., 16 KB kernel data)
- BMXDUDBA = 0x00004000 (i.e., 0 kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 16 KB, and user program size = 0)

Figure 3-11: RAM Partitioning for 16 KB Kernel Data and 16 KB User Data

<table>
<thead>
<tr>
<th>Physical Address</th>
<th>Virtual Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>KSEG0: 0x80004000 = 0x80000000 + BMXDKPBA</td>
<td>Kernel Data RAM 16 KB</td>
</tr>
<tr>
<td>KSEG0: 0x80000000</td>
<td>User Data RAM 16 KB</td>
</tr>
<tr>
<td>0x7F008000 = 0x7F000000 + BMXDUDBA</td>
<td></td>
</tr>
<tr>
<td>0x7F004000 = 0x7F000000 + BMXDUDBA</td>
<td></td>
</tr>
<tr>
<td>0x00000000</td>
<td></td>
</tr>
</tbody>
</table>

Note: Only KSEG0 addresses are shown. For KSEG1 addresses, start at 0xA0000000.
Example 4. RAM Partitioned as Kernel Data, Kernel Program and User Data

For this example, assume that the available RAM on the PIC32MX device is 32 KB, and 4 KB of kernel data RAM, 6 KB of kernel program and 22 KB of user data RAM are needed. In this example, the user program RAM will have its size set to 0. See Figure 3-12 for details.

The values of the registers are as follows:
- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00001000 (i.e., 4 KB kernel data)
- BMXDUDBA = 0x00002800 (i.e., 6 KB kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 22 KB, and user program size = 0)

Figure 3-12: RAM Partitioning for 4 KB K-Data, 6 KB K-Program and 22 KB U-Data

虚存地址 | 物理地址
--- | ---
KSEG0: 0x80002800 = 0x80000000 + BMXDUDBA | Kernel Data RAM 4 KB
KSEG0: 0x80001000 = 0x80000000 + BMXDKPBA | Kernel Program RAM 6 KB
KSEG0: 0x80000000 | User Data RAM 22 KB

BMXDKPBA = 0x1000
BMXDUDBA = 0x2800
BMXDUPBA = 0x8000

Note: Only KSEG0 addresses are shown. For KSEG1 addresses, start at 0xA0000000.
Example 5. RAM Partitioned as Kernel Data, Kernel Program, User Data and User Program

For this example, assume that the available RAM on the PIC32MX device is 32 KB, and 6 KB of kernel data RAM, 5 KB of kernel program RAM, 12 KB of user data RAM and 9 KB of user program RAM are needed. See Figure 3-13 for details.

The values of the registers are as follows:
- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00001800 (i.e., 6 KB kernel data)
- BMXDUDBA = 0x00002C00 (i.e., 5 KB kernel program)
- BMXDUPBA = 0x00005C00 (i.e., user data size = 12 KB, and user program size = 9 KB)

Figure 3-13: RAM Partitioning for 6 KB K-Data, 5 KB K-Program, 12 KB U-Data and 9 KB U-Program

**Note:** Only KSEG0 addresses are shown. For KSEG1 addresses, start at 0xA0000000.
3.5 BUS MATRIX

The processor supports two modes of operation, Kernel mode and User mode. The Bus Matrix controls the allocation of memory for each of these modes. It also controls the type of access, program or data, for a given region of address space.

The Bus Matrix connects master devices, generically called initiators, to slave devices, generically called targets. The PIC32MX product family can have up to five initiators and three targets (e.g., Flash, RAM, etc.) on the main bus structure.

Of the five possible initiators, the CPU Instruction Bus (CPU IS), CPU Data Bus (CPU DS), In-Circuit Debug (ICD) and DMA Controller (DMA) are the default set of initiators and are always present. The PIC32MX also includes an Initiator Expansion Interface (IXI) to support additional initiators for future expansion.

The Bus Matrix decodes a general range of addresses that map to a target. The target (memory or peripherals) may provide additional addresses depending on its functionality.

Table 3-3 lists the targets which the initiators can access.

Table 3-3: Initiator Access Map

<table>
<thead>
<tr>
<th>Initiator</th>
<th>Target</th>
<th>Flash</th>
<th>RAM</th>
<th>Peripheral Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU IS</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>CPU DS</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>DMA</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>IXI</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>ICD</td>
<td></td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

![Figure 3-14: Bus Matrix Initiators and Targets](image-url)
3.5.1 Initiator Arbitration Modes

Since there can be more than one initiator attempting to access the same target, an arbitration scheme must be used to control access to the target. The arbitration modes assign priority levels to all the initiators. The initiator with the higher priority level will always win target access over a lower priority initiator.

3.5.1.1 Arbitration Mode 0

The fixed priority scheme in Arbitration Mode 0 is illustrated in Figure 3-15. The CPU data and instruction access are given higher priority than DMA access. This mode can starve the DMA, so choose this mode when DMA is not being used.

As illustrated in Figure 3-15, each initiator is assigned a fixed priority level. Programming the register field BMXARB (BMXCON<2:0>) to ‘0’ selects Mode 0 operation.

Figure 3-15: Priority Assignment in Arbitration Mode 0
3.5.1.2 Arbitration Mode 1

Arbitration Mode 1 is a fixed priority scheme like Mode 0; however, the CPU IS is always the lowest priority. Figure 3-16 illustrates the priority scheme in Mode 1. Mode 1 arbitration is the default mode.

Programming the register field BMXARB (BMXCON<2:0>) to ‘1’ selects Mode 1 operation.

Figure 3-16: Priority Assignment in Arbitration Mode 1
### 3.5.1.3 Arbitration Mode 2

Mode 2 arbitration supports rotating priority assignments to all initiators. Instead of a fixed priority assignment, each initiator is assigned the highest priority in a rotating fashion. In this mode, the rotating priority is applied with the following exceptions:

1. CPU data is always selected over CPU instruction.
2. ICD is always the highest priority.
3. When the CPU is processing an exception (EXL = 1) or an error (ERL = 1), the arbiter temporarily reverts to Mode 0.

**Figure 3-17: Priority Assignments in Arbitration Mode 2**

<table>
<thead>
<tr>
<th>Priority Sequence 1</th>
<th>Priority Sequence 2</th>
<th>Priority Sequence 3</th>
<th>Priority Sequence 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICD/Debug</td>
<td>ICD/Debug</td>
<td>ICD/Debug</td>
<td>ICD/Debug</td>
</tr>
<tr>
<td>CPU Data Access</td>
<td>CPU Instruction Access</td>
<td>DMA</td>
<td>Initiator Expansion</td>
</tr>
<tr>
<td>CPU Instruction Access</td>
<td>DMA</td>
<td>Initiator Expansion</td>
<td>CPU Data Access</td>
</tr>
<tr>
<td>DMA</td>
<td>Initiator Expansion</td>
<td>CPU Data Access</td>
<td>CPU Instruction Access</td>
</tr>
<tr>
<td>Initiator Expansion</td>
<td>CPU Data Access</td>
<td>CPU Instruction Access</td>
<td>DMA</td>
</tr>
</tbody>
</table>

Note that priority sequence 2 is not selected in the rotating priority scheme if there is a pending CPU data access. In this case, once the data access is complete, sequence 2 is selected.

Programming the register field BMXARB (BMXCON<2:0>) to ‘2’ selects Mode 2 operation.

### 3.5.2 Bus Error Exceptions

The Bus Matrix generates a bus error exception on:

- Any attempt to access unimplemented memory
- Any attempt to access an illegal target
- Any attempt to write to program Flash memory

Bus Error Exceptions may be temporarily disabled by clearing the BMXERRRxxx bits in the BMXCON register, which is not recommended.

The Bus Matrix disables bus error exceptions for accesses from CPU IS and CPU DS while in DEBUG mode.

### 3.5.3 Break Exact Breakpoint Support

The PIC32MX supports break exact breakpoints by inserting one Wait state to data RAM access. This method allows the CPU to stop execution just before the breakpoint address instruction. This is useful in case of breakpointed store instructions. When the Wait state is not used, the break will still occur at the store instruction, however, the DRM location is updated with the store value. If the Wait state is enabled the DRM is not updated with the store value.
3.6  I/O PIN CONTROL

There are no pins associated with this module.

3.7  OPERATION IN POWER-SAVING AND DEBUG MODES

3.7.1  Memory Operation on Power-up or Brown-out Reset (BOR):

- The contents of data RAM are undefined
- The BMXxxxBA registers are reset to '0'
- CPU is switched to Kernel mode

3.7.2  Memory Operation on Reset:

- The data RAM contents are retained. If the device is code-protected, the RAM contents are cleared
- The BMX base address registers (BMXxxxBA) are set to '0'
- CPU is switched to Kernel mode

3.7.3  Memory Operation on Wake-up from Device Sleep or Idle Mode:

- The RAM contents are retained
- The BMX base address register (BMXxxxBA) contents are not changed
- CPU mode is unchanged
## 3.8 CODE EXAMPLES

**Example 3-1:** Create a User Mode Partition of 12K in Program Flash

```c
BMXPUPBA = BMXPFSZ - (12*1024); // User Mode Flash 12K,
          // Kernel Mode Flash 500K (512K-12K)
```

**Example 3-2:** Create a Kernel Mode Data RAM Partition of 16K; Rest of RAM for Kernel Program

```c
BMXDKPBA = 16*1024;
BMXDUDBA = BMXDRMSZ;
BMXDUPBA = BMXDRMSZ;
```

**Example 3-3** can be used to create the following partitions in RAM:
- Kernel mode data = 12K
- Kernel mode program = 6K
- User mode data = 8K
- User mode program = 6K

**Example 3-3:** Create RAM Partitions

```c
BMXDKPBA = 12*1024; // Kernel Data Partition of 12K.
BMXDUDBA = BMXDKPBA + (6*1024); // Kernel Program Partition of 6K
BMXDUDBA = BMXDUDBA + (8*1024); // User Data Partition of 8K
          // Start offset of Kernel Program Partition
          // Start offset of User Data Partition
          // This partition will go up to the size of
          // RAM (32K). So the partition size will be
          // 6K (32K - 8K - 6K - 12K)
```
### 3.9 DESIGN TIPS

**Question 1:** At Reset, in which mode is the CPU running?

**Answer:** The CPU starts in Kernel mode. The entire RAM is mapped to kernel data segments in KSEG0 and KSEG1. Flash memory is mapped to kernel program segments in KSEG0 and KSEG1. Also ERL = 1, which should be reset to zero (normally in the C start-up code).

**Question 2:** Do I need to initialize the BMX registers?

**Answer:** Generally, no. You can leave the BMX registers at their default values, which allows maximum RAM and Flash memories for Kernel mode applications. If you want to run code from RAM or set up User mode partitions, you will need to configure the BMX registers.

**Question 3:** What is the CPU Reset vector address?

**Answer:** The CPU Reset address is 0xBFC00000.

**Question 4:** What is a Bus-Error Exception?

**Answer:** Bus-error exceptions are generated when the CPU tries to access unimplemented addresses. Also, when the CPU tries to execute a program from RAM without defining a RAM program partition, a bus-error exception is generated.
3.10 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Memory Organization of the PIC32MX family include the following:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.
3.11 REVISION HISTORY

Revision A (August 2007)
This is the initial released version of this document.

Revision B (October 2007)
Updated document to remove Confidential status.

Revision C (April 2008)
Revised status to Preliminary; Revised U-0 to r-x.

Revision D (June 2008)
Change Reserved bits from "Maintain as" to "Write".

Revision E (July 2009)
This revision includes the following updates:
• Minor updates to the text and formatting have been incorporated throughout the document
• Added Notes 1, 2 and 3, which describe the Clear, Set and Invert registers to the following:
  - Table 3-1: Memory Organization SFR Summary
  - Register 3-1: BMXCON: Bus Matrix Configuration Register
  - Register 3-2: BMXDKPBA: Data RAM Kernel Program Base Address Register
  - Register 3-3: BMXDUDBA: Data RAM User Data Base Address Register
  - Register 3-4: BMX Dupba: Data RAM User Program Base Address Register
  - Register 3-6: BMXPUPBA: Program Flash (PFM) User Program Base Address Register
• Removed all Clear, Set and Invert register descriptions
• Added additional bit value definition (0x0001000) to BMXDRMSZ: Data RAM Size Register
  (see Register 3-5)

Revision F (July 2010)
This revision includes the following updates:
• Minor updates to the text and formatting have been incorporated throughout the document
• Added Notes 4 and 5 to the following registers:
  - BMXDKPBA: Data RAM Kernel Program Base Address Register (see Register 3-2)
  - BMXDUDBA: Data RAM User Data Base Address Register (see Register 3-3)
  - BMX DupBA: Data RAM User Program Base Address Register (see Register 3-4)
  - BMXPUPBA: Program Flash (PFM) User Program Base Address Register (see Register 3-6)
• Updated the PIC32MX Address Map (see Table 3-2)
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mdi, MiWi, MPA SM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Ormantic Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-385-1

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## WORLDWIDE SALES AND SERVICE

### AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: http://support.microchip.com
Web Address: www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 216-447-0084
Fax: 216-447-0088

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

**Kokomo**
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**Santa Clara**
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

**Toronto**
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**China - Beijing**
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Hong Kong SAR**
Tel: 852-2401-1200
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2393
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xi'an**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388139

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Yokohama**
Tel: 81-45-471-6166
Fax: 81-45-471-6122

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-4068

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-6578-300
Fax: 886-3-6578-370

**Taiwan - Kaohsiung**
Tel: 886-7-536-4818
Fax: 886-7-536-4803

**Taiwan - Taipei**
Tel: 886-2-2508-0102
Fax: 886-2-2506-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5869
Fax: 44-118-921-5820