

Section 38. Direct Memory Access (DMA) (Part III)

HIGHLIGHTS

This section of the manual contains the following topics:

38.1	Introduction	
38.2	DMA Registers	
38.3	DMA Block Diagram	
38.4	DMA Data Transfer	
38.5	DMA Setup	
38.6	DMA Operating Modes	
38.7	Starting DMA Transfer	
38.8	DMA Channel Arbitration and Overruns	
38.9	Debugging Support	
38.10	Data Write Collisions	
38.11	Operation in Power-Saving Modes	
38.12	Register Maps	
38.13	Related Application Notes	
38.14	Revision History	

38

38.1 INTRODUCTION

The Direct Memory Access (DMA) controller is an important subsystem in Microchip's high-performance 16-bit Digital Signal Controller (DSC) families. This subsystem facilitates the transfer of data between the CPU and its peripheral without CPU assistance. The PIC24H DMA controller is optimized for high-performance, real-time, embedded applications, where determinism and system latency are priorities.

The DMA controller transfers data between peripheral data registers and data space SRAM. The PIC24H DMA subsystem uses dual-ported SRAM memory (DPSRAM) and register structures that allow the DMA to operate across its own, independent address and data buses with no impact on CPU operation. This architecture eliminates the need for cycle stealing, which halts the CPU when a higher priority DMA transfer is requested. Both the CPU and DMA controller can write and read to/from addresses within data space without interference, such as CPU stalls, resulting in maximized, real-time performance. Alternatively, DMA operation and data transfer to/from the memory and peripherals are not impacted by CPU processing. For example, when a Run-Time Self-Programming (RTSP) operation is performed, the CPU does not execute any instructions until RTSP is finished. This condition, however, does not impact data transfer to/from memory and the peripherals.




Figure 38-1: DMA Controller

The DMA controller supports eight independent channels. Each channel can be configured for transfers to or from selected peripherals. Peripherals supported by the DMA controller include:

- Enhanced Controller Area Network (ECAN™) technology
- 10-bit/12-bit Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI™)
- Universal Asynchronous Receiver Transmitter (UART)
- Input Capture
- Output Compare
- Parallel Master Port (PMP)

In addition, DMA transfers can be triggered by timers as well as external interrupts.

Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. Should more than one channel receive a request to transfer data, a simple fixed-priority scheme, based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of up to 1024 data elements, after which it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA controller provides these functional capabilities:

- · Eight DMA channels
- Register Indirect with Post-increment Addressing mode
- · Register Indirect without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete
- Byte or word transfers
- Fixed-priority channel arbitration
- · Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- · One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer completes)
- · DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

38.2 DMA REGISTERS

Each DMA channel has a set of six status and control registers.

DMAxCON: DMA Channel x Control Register

This register configures the corresponding DMA channel by enabling/disabling the channel, specifying data transfer size, direction and block interrupt method, and selecting DMA Channel Addressing mode, Operating mode and Null Data Write mode.

DMAxREQ: DMA Channel x IRQ Select Register

This register associates the DMA channel with a specific DMA capable peripheral by assigning the peripheral IRQ to the DMA channel.

DMAxSTA: DMA Channel x DPSRAM Start Address Offset Register A

This register specifies the primary start address offset from the DMA DPSRAM base address of the data block to be transferred by DMA channel x to or from the DPSRAM. Reads of this register return the value of the latest DPSRAM transfer address offset. Writes to this register while the channel x is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

DMAxSTB: DMA Channel x DPSRAM Start Address Offset Register B

This register specifies the secondary start address offset from the DMA DPSRAM base address of the data block to be transferred by DMA channel x to or from the DPSRAM. Reads of this register return the value of the latest DPSRAM transfer address offset. Writes to this register while the channel x is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

• DMAxPAD: DMA Channel x Peripheral Address Register

This read/write register contains the static address of the peripheral data register. Writes to this register while the corresponding DMA channel is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

DMAxCNT: DMA Channel x Transfer Count Register

This register contains the transfer count. DMAxCNT + 1 represents the number of DMA requests the channel must service before the data block transfer is considered complete. That is, a DMAxCNT value of '0' will transfer one element. The value of the DMAxCNT register is independent of the transfer data size (SIZE bit in the DMAxCON register). Writes to this register while the corresponding DMA channel is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

In addition to the individual DMA channel registers, the DMA Controller has three DMA status registers.

DSADR: Most Recent DMA DPSRAM Address Register

This 16-bit, read-only, status register is common to all DMA channels. It captures the address of the most recent DPSRAM access (read or write). It is cleared at Reset and, therefore, contains the value '0x0000' if read prior to any DMA activity. This register is accessible at any time but is primarily intended as a debug aid.

DMACS0: DMA Controller Status Register 0

This 16-bit, read-only, status register contains the DPSRAM and Peripheral Write Collision flags, XWCOLx and PWCOLx, respectively. See **38.10** "**Data Write Collisions**" for more detailed information.

DMACS1: DMA Controller Status Register 1

This 16-bit, read-only, status register indicates which DMA channel was most recently active and provides the Ping-Pong mode status of each DMA channel by indicating which DPSRAM Start Address Offset register is selected (DMAxSTA or DMAxSTB).

Register 38-1:	DMAXCON:	DMA Channe	I X Control R	egister			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	_
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	_	AMODE	E<1:0>		_	MODE	<1:0>
bit 7			-				bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	CHEN: Channel 1 = Channel 0 = Channel	enabled					
bit 14	SIZE: Data Tr 1 = Byte 0 = Word	ansfer Size bit					
bit 13	1 = Read fro	om DPSRAM a	ddress, write	ation bus selec to peripheral a to DPSRAM a	ddress		
bit 12	1 = Initiate in	•	alf of the dat	a has been mo has been mov			
bit 11	NULLW: Null	Data Periphera write to periph	al Write Mode	Select bit	1 write (DIR bit n	nust also be cle	ear)
bit 10-6		ted: Read as '()'				
bit 5-4	 11 = Reserve 10 = Peripher 01 = Register 		ressing mode it Post-Increr	nent mode	bits		
bit 3-2	-	ted: Read as '		it mode			
bit 1-0	MODE<1:0>: 11 = One-Sho 10 = Continuo 01 = One-Sho	DMA Channel	Operating Me nodes enable modes enab nodes disable	ed ed	ansfer from/to e	ach DMA RAM	buffer)

Register 38-1: DMAxCON: DMA Channel x Control Register

Direct Memory Access (DMA) (Part III)

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
FORCE ⁽¹⁾		—	_	—	—		—				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				IRQSEL<6:0	>						
bit 7							bit				
Legend:											
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
	Unimplemer	nted: Read as '	0'								
		 1 = Force a single DMA transfer (manual mode) 0 = Automatic DMA transfer initiation by DMA Request 									
bit 14-7	Unimplemer	nted: Read as '	0'								
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits										
	0000000 = INTO – External Interrupt 0										
	0000001 = IC1 – Input Capture 1 0000010 = OC1 – Output Compare 1										
	0000101 = IC2 - Input Compare 1 0000101 = IC2 - Input Capture 2										
	0000101 = OC2 - Output Compare 2										
		MR2 – Timer2	opare <u>–</u>								
	0001000 = TMR3 - Timer3										
	0001000 = SPI1 - Transfer Done										
	0001011 = L	JART1RX – UA	RT1 Receive	۲							
	0001100 = UART1TX – UART1 Transmitter										
	0001101 = ADC1 – ADC1 convert done										
	0011110 = UART2RX – UART2 Receiver										
	0011111 = UART2TX – UART2 Transmitter										
	0100001 = 5	SPI2 Transfer D	one								
	0100010 = E	ECAN1 – RX Da	ata Ready								
	0101101 = PMP – PMP Master Data Transfer										
	1000110 = ECAN1 – TX Data Request										
Note 1: Th	he FORCE bit o	cannot be clear	ed by the use	er. The FORCE	bit is cleared	bv hardware wh	nen the forc				

Register 38-2: DMAxREQ: DMA Channel x IRQ Select Register

Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

Register 30-3.	DIVIANSTA.	DIVIA Channe		Start Audress	Onset Registe	A A	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0

Register 38-3: DMAxSTA: DMA Channel x DPSRAM Start Address Offset Register A

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 STA<15:0>: Primary DPSRAM Start Address Offset bits (source or destination)

Register 38-4: DMAxSTB: DMA Channel x DPSRAM Start Address Offset Register B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	/ = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DPSRAM Start Address Offset bits (source or destination)

Register 38-5: DMAxPAD: DMA Channel x Peripheral Address Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-U	R/W-U	R/W-U	R/W-U	R/W-U	R/W-U	R/VV-U	R/W-U
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD)<7:0>			
bit 7							bit C
Legend:							
R = Readable b	pit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'	

		-	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PAD<15:0>:** Peripheral Address Register bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		—	—	CNT	<9:8>
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	/ = Writable bit U		U = Unimplemented bit, read as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown

Register 38-6: DMAxCNT: DMA Channel x Transfer Count Register

bit 15-10 Reserved

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits

Register 38-7: DSADR: Most Recent DMA DPSRAM Address Register

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			t	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA DPSRAM Address Accessed by DMA bits

Register 38-8:	DMACS0: D	MA Controlle	r Status Regi	ster 0			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7	XIIOOLO	XIIOOLO	XIIOOEI	XIIIOOLO	XIIOOLL	XWOOLI	bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	1 = Write col	annel 7 Periph lision detected collision detect		llision Flag bit			
bit 14	1 = Write col	annel 6 Periph lision detected collision detect		llision Flag bit			
bit 13	1 = Write col	annel 5 Periph lision detected collision detect		llision Flag bit			
bit 12	1 = Write col	annel 4 Periph lision detected collision detect		llision Flag bit			
bit 11	1 = Write col	annel 3 Periph lision detected collision detect		llision Flag bit			
bit 10	1 = Write col	annel 2 Periph lision detected collision detect		llision Flag bit			
bit 9	1 = Write col	annel 1 Periph lision detected collision detect		llision Flag bit			
bit 8	1 = Write col	annel 0 Periph lision detected collision detect		llision Flag bit			
bit 7	1 = Write col	annel 7 DPSR lision detected collision detect		ision Flag bit			
bit 6	1 = Write col	annel 6 DPSR lision detected collision detect		ision Flag bit			
bit 5	1 = Write col	annel 5 DPSR lision detected collision detect		ision Flag bit			
bit 4	1 = Write col	annel 4 DPSR lision detected collision detect		ision Flag bit			
bit 3	1 = Write col	annel 3 DPSR lision detected collision detect		ision Flag bit			

Register 38-8:	DMACS0: DMA	Controller	Status	Register	0
----------------	-------------	------------	--------	----------	---

Register 38-8:	DMACS0: DMA Controller Status Register 0 (Continued)
bit 2	 XWCOL2: Channel 2 DPSRAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	 XWCOL1: Channel 1 DPSRAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DPSRAM Write Collision Flag bit

- 1 = Write collision detected
- 0 = No write collision detected

	DMACS1: D						
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
<u> </u>		<u> </u>			LSTC	CH<3:0>	
it 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
it 7	11010	11010	11014	11010	11012	11011	bit
egend:							
t = Readable t		W = Writable		-	mented bit, rea		
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
it 15-12	Unimplemen	ted: Read as '	0'				
it 11-8	-	: Last DMAC C		bits			
		MA transfer ha			set		
	1110-1000 =						
	0111 = Last o	data transfer w	as by Channe	17			
		data transfer w					
		data transfer w					
		data transfer w					
	0011 = Last o	data transfer w	as by Channe	13			
	0010 = Last data transfer was by Channel 2						
		data transfer w					
	0001 = Last o	data transfer w data transfer w	as by Channe	11			
	0001 = Last o 0000 = Last o	data transfer w data transfer w data transfer wa	as by Channe as by Channe	1 0		· · · · · · · · · · · · · · · · · · ·	
	0001 = Last o 0000 = Last o Set to '1111' a	data transfer w data transfer w data transfer wa at Reset. This f	as by Channe as by Channe ield is accessi	l 1 l 0 ble at any time	e but is primarily	y intended as a c	debugging aid
it 7	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan	data transfer w data transfer w data transfer wa at Reset. This f nnel 7 'Ping-Po	as by Channe as by Channe ield is accessi ng' Mode Stat	l 1 l 0 ble at any time	e but is primarily	y intended as a c	lebugging aid
it 7	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST	data transfer w data transfer w data transfer wa at Reset. This f anel 7 'Ping-Pol B register sele	as by Channe as by Channe ield is accessi ng' Mode Stat octed	l 1 l 0 ble at any time	e but is primarily	y intended as a c	debugging aid
it 7	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Po B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted cted	I 1 I 0 ble at any time us Flag	e but is primarily	y intended as a c	lebugging aid
it 7 it 6	0001 = Last c 0000 = Last c Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Po B register sele A register sele anel 6 'Ping-Po	as by Channe as by Channe ield is accessi ng' Mode Stat cted cted ng' Mode Stat	I 1 I 0 ble at any time us Flag	e but is primarily	y intended as a c	lebugging aid
	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST 1 = DMA6ST	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Pol B register sele A register sele anel 6 'Ping-Pol B register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted cted ng' Mode Stat	I 1 I 0 ble at any time us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6	0001 = Last of 0000 = Last of Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Pol B register sele A register sele nel 6 'Ping-Pol B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted cted cted	I 1 I 0 ble at any time us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Pol B register sele A register sele B register sele A register sele A register sele Date S 'Ping-Pol	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted cted cted ng' Mode Stat	I 1 I 0 ble at any time us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6	0001 = Last of 0000 = Last of Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST	data transfer w data transfer w data transfer wa at Reset. This f anel 7 'Ping-Poi 'B register sele anel 6 'Ping-Poi 'B register sele A register sele anel 5 'Ping-Poi 'B register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted cted ng' Mode Stat cted	I 1 I 0 ble at any time us Flag us Flag	e but is primaril <u>y</u>	y intended as a c	lebugging aid
it 6 it 5	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST 1 = DMA5ST 0 = DMA5ST	data transfer w data transfer w data transfer w at Reset. This f mel 7 'Ping-Po B register sele anel 6 'Ping-Po B register sele A register sele anel 5 'Ping-Po B register sele A register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted cted ng' Mode Stat cted cted cted cted	I 1 I 0 ble at any time us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
	0001 = Last of 0000 = Last of Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan	data transfer w data transfer w data transfer w at Reset. This f anel 7 'Ping-Poi 'B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat cted cted cted cted cted cted cted	I 1 I 0 ble at any time us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5	0001 = Last of 0000 = Last of Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST	data transfer w data transfer w data transfer w at Reset. This f unel 7 'Ping-Pou B register sele A register sele A register sele A register sele A register sele A register sele A register sele D register sele D register sele D register sele D register sele D register sele	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat cted cted cted ng' Mode Stat cted cted	I 1 I 0 ble at any time us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST 0 = DMA5ST 0 = DMA4ST 0 = DMA4ST	data transfer w data transfer w data transfer w data transfer w at Reset. This f nnel 7 'Ping-Pol B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed cted ng' Mode Stat octed cted ng' Mode Stat octed cted	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST PPST3: Chan	data transfer w data transfer w data transfer w data transfer wa at Reset. This f mel 7 'Ping-Poi 'B register selec anel 6 'Ping-Poi 'B register selec anel 5 'Ping-Poi 'B register selec anel 4 'Ping-Poi 'B register selec anel 4 'Ping-Poi 'B register selec anel 3 'Ping-Poi	as by Channe as by Channe ield is accessi ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat cted ng' Mode Stat	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST PPST3: Chan 1 = DMA3ST	data transfer w data transfer w data transfer w data transfer w at Reset. This f mel 7 'Ping-Poi 'B register selec anel 6 'Ping-Poi 'B register selec anel 5 'Ping-Poi 'B register selec anel 4 'Ping-Poi 'B register selec anel 4 'Ping-Poi 'B register selec anel 3 'Ping-Poi 'B register selec	as by Channe as by Channe ield is accessi ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed cted ng' Mode Stat octed ng' Mode Stat octed octed	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST 0 = DMA3ST 0 = DMA3ST	data transfer w data transfer w data transfer w data transfer w at Reset. This f mel 7 'Ping-Poi 'B register selec inel 6 'Ping-Poi 'B register selec A register selec A register selec A register selec A register selec A register selec inel 4 'Ping-Poi 'B register selec A register selec	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat octed ang' Mode Stat octed ang' Mode Stat octed ang' Mode Stat octed ang' Mode Stat octed octed octed octed octed octed octed	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril	y intended as a c	łebugging aio
it 6 it 5 it 4 it 3	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST PPST4: Chan 1 = DMA4ST PPST3: Chan 1 = DMA3ST 0 = DMA3ST PPST2: Chan	data transfer w data transfer w data transfer w data transfer w at Reset. This f mel 7 'Ping-Poi 'B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3	0001 = Last of 0000 = Last of Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST PPST4: Chan 1 = DMA4ST PPST3: Chan 1 = DMA3ST 0 = DMA3ST PPST2: Chan 1 = DMA2ST	data transfer w data transfer w for egister select anel 7 'Ping-Poi 'B register select anel 5 'Ping-Poi 'B register select anel 4 'Ping-Poi 'B register select anel 3 'Ping-Poi 'B register select anel 2 'Ping-Poi 'B register select	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST 0 = DMA4ST 0 = DMA4ST 0 = DMA3ST PPST2: Chan 1 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA2ST	data transfer w data transfer w data transfer w data transfer w at Reset. This f nnel 7 'Ping-Poi 'B register sele A register sele	as by Channe as by Channe ield is accessi ng' Mode Stat ected cted ng' Mode Stat ected cted ng' Mode Stat ected cted ng' Mode Stat ected cted ng' Mode Stat ected cted ng' Mode Stat ected cted cted cted cted cted cted ct	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3 it 2	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST 0 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST 0 = DMA3ST 0 = DMA3ST PPST2: Chan 1 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA2ST	data transfer w data transfer w B register selection (a register selection) (b register selection) (c) a register	as by Channe as by Channe ield is accessi ng' Mode Stat ected cted ng' Mode Stat	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3 it 2	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST 0 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST PPST3: Chan 1 = DMA3ST 0 = DMA3ST PPST2: Chan 1 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA2ST	data transfer w data transfer w B register selection a register s	as by Channe as by Channe ield is accessi ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed ng' Mode Stat octed octed ng' Mode Stat octed octed ng' Mode Stat octed octed ng' Mode Stat octed octed ng' Mode Stat octed octed octed octed octed	I 1 I 0 ble at any time us Flag us Flag us Flag us Flag us Flag	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST 0 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST PPST4: Chan 1 = DMA4ST 0 = DMA4ST PPST3: Chan 1 = DMA3ST PPST2: Chan 1 = DMA3ST PPST2: Chan 1 = DMA3ST PPST2: Chan 1 = DMA2ST 0 = DMA2ST 0 = DMA2ST 0 = DMA1ST 0 = DMA1ST	data transfer w data transfer	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat octed octed ang' Mode Stat octed o	I 1 I 0 I 0 I 0 I 0 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1	e but is primaril <u>i</u>	y intended as a c	lebugging aid
it 6 it 5 it 4 it 3 it 2	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST PPST4: Chan 1 = DMA4ST PPST3: Chan 1 = DMA4ST PPST3: Chan 1 = DMA3ST PPST2: Chan 1 = DMA2ST PPST2: Chan 1 = DMA2ST PPST1: Chan 1 = DMA1ST 0 = DMA1ST 0 = DMA1ST. PPST0: Chan	data transfer w data transfer	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat	I 1 I 0 I 0 I 0 I 0 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1	e but is primaril <u>i</u>	y intended as a c	łebugging aio
it 6 it 5 it 4 it 3 it 2 it 1	0001 = Last o 0000 = Last o Set to '1111' a PPST7: Chan 1 = DMA7ST PPST6: Chan 1 = DMA6ST PPST5: Chan 1 = DMA6ST PPST5: Chan 1 = DMA5ST PPST4: Chan 1 = DMA4ST PPST3: Chan 1 = DMA3ST O = DMA3ST PPST2: Chan 1 = DMA2ST O = DMA2ST PPST1: Chan 1 = DMA1ST 0 = DMA1ST 0 = DMA1ST 0 = DMA0ST	data transfer w data transfer	as by Channe as by Channe ield is accessi ng' Mode Stat octed ang' Mode Stat	I 1 I 0 I 0 I 0 I 0 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1	e but is primaril <u>i</u>	y intended as a c	łebugging aio

~~ ~ 004

This register is read-only. Note:


Direct Memory Access (DMA)

38.3 DMA BLOCK DIAGRAM

Figure 38-2 is a block diagram that shows how the DMA integrates into the PIC24H internal architecture. The CPU communicates with conventional SRAM across the X-bus. It also communicates with Port 1 of the Dual Port SRAM (DPSRAM) block across the same X-bus. The CPU communicates with the peripherals across a separate Peripheral X-bus, which also resides within X data space.

The DMA channels communicate with Port 2 of the DPSRAM and the DMA port of each of the DMA-ready peripherals across a dedicated DMA bus.





Unlike other architectures, the PIC24H CPU is capable of a read and a write access within each CPU bus cycle. Similarly, the DMA can complete the transfer of a byte or word every bus cycle across its dedicated bus. This also assures that all DMA transfers are not interrupted. That is, once the transfer is started, it will complete within the same cycle, irrespective of other channel activity.

The user application can designate any DMA-ready peripheral interrupt to be a DMA request, the term given to an IRQ when it is directed to the DMA. It is assumed, of course, that when a DMA channel is configured to respond to a particular interrupt as a DMA request, the corresponding CPU interrupt is disabled, otherwise a CPU interrupt will also be requested.

Each DMA channel can also be triggered manually through software. Setting the FORCE bit in the DMAxCON register initiates a manual DMA request that is subject to the same arbitration as all interrupt-based DMA requests (see **38.8 "DMA Channel Arbitration and Overruns"**).

38.4 DMA DATA TRANSFER

Figure 38-3 illustrates a data transfer between a peripheral and Dual Port SRAM.

- A. In this example, DMA Channel 5 is configured to operate with DMA-Ready Peripheral 1.
- B. When data is ready to be transferred from the peripheral, a DMA Request is issued by the peripheral. The DMA request is arbitrated with any other coincident requests. If this channel has the highest priority, the transfer is completed during the next cycle. Otherwise, the DMA request remains pending until it becomes the highest priority.
- C. The DMA Channel executes a data read from the designated peripheral address, which is user-application defined within the active channel.
- D. The DMA Channel writes the data to the designated DPSRAM address.


This example represents Register Indirect Mode, where the DPSRAM address is designated within the DMA Channel via the DMA Status registers (DMAxSTA or DMAxSTB). In Peripheral Indirect Mode, the DPSRAM address is derived from the peripheral, not the active channel. More information on this topic is presented in **38.6.6 "Peripheral Indirect Addressing Mode"**.

The entire DMA read and write transfer operation is accomplished uninterrupted in a single instruction cycle. During this entire process, DMA request remains latched in the DMA channel until the data transfer is complete.

The DMA channel concurrently monitors the Transfer Counter register (DMA5CNT). When the transfer count reaches a user-application specified limit, data transfer is considered complete and a CPU interrupt is asserted to alert the CPU to process the newly received data.

During the data transfer cycle, the DMA controller also continues to arbitrate pending or subsequent DMA requests to maximize throughput.

PIC24H Family Reference Manual



38.5 DMA SETUP

To ensure proper functioning of DMA data transfer, the DMA channels and peripherals must be appropriately configured:

- DMA channels must be associated with peripherals (see **38.5.1 "DMA Channel to Peripheral Association Setup"**)
- Peripherals must be properly configured (see 38.5.2 "Peripheral Configuration Setup")
- DPSRAM data start addresses must be initialized (see **38.5.3** "**Memory Address Initialization**")
- Initializing DMA transfer count must be initialized (see 38.5.4 "DMA Transfer Count Setup")
- Appropriate addressing and operating modes must be selected (see 38.6.6 "Peripheral Indirect Addressing Mode")

38.5.1 DMA Channel to Peripheral Association Setup

The DMA Channel needs to know which peripheral target address to read from or write to, and when to do so. This information is configured in the DMA Channel x Peripheral Address Register (DMAxPAD) and DMA Channel x IRQ Select Register (DMAxREQ), respectively.

Table 38-1 shows which values should be written to these registers to associate a particular peripheral with a given DMA channel.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	_
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
OC2 – Output Compare 2 Data	0000110	_	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	_	0x0234 (U2TXREG)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RxD)	_
ECAN1 – TX Data Request	1000110	_	0x0442 (C1TXD)
ADC1 – ADC1 Convert Done	0001101	0x0300 (ADC1BUF0)	_
PMP – PMP Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)

Table 38-1: DMA Channel to Peripheral Associations

38

If two DMA channels select the same peripheral as the source of their DMA request, both channels receive the DMA request simultaneously. However, the highest priority channel executes its transfer first, leaving the other channel pending. This situation is common where a single DMA request is used to move data both to and from a peripheral (for example, SPI). Two DMA channels are used. One is allocated for peripheral reads, and the other is allocated for peripheral data writes. Both use the same DMA request.

If the DMAxPAD register is initialized to a value not listed in Table 38-1, DMA channel writes to this peripheral address will be ignored. DMA channel reads from this address will result in a read of '0'.

38.5.2 Peripheral Configuration Setup

The second step in the DMA setup process is to properly configure DMA-ready peripherals for DMA operation. Table 38-2 outlines the configuration requirements for DMA-ready peripherals.

DMA-Ready Peripheral	Configuration Considerations
ECAN™	ECAN buffers are allocated in the DMA RAM. The overall size of the CAN buffer area and FIFO in the DMA RAM is specified by the user and must be defined via the DMA Buffer Size bits DMABS<2:0> in the ECAN FIFO Control (C1FCTRL) register. Sample code is shown in Example 38-9.
10-bit/12-bit Analog-to-Digital Converter (ADC)	When the ADC is used with the DMA in Peripheral Indirect mode, the Increment Rate for the DMA Addresses bits (SMPI<3:0>) in the ADCx Control 2 (ADCxCON2) register, and the number of DMA Buffer Locations per Analog Input bits (DMABL<2:0>) in the ADCx Control 4 (ADCxCON4) register must be set properly. Also, the DMA Buffer Build mode bit (ADDMABM) in the ADCx Control 1 (ADxCON1) register must be properly set for ADC address generation. See 38.6.6.1 "ADC Support for DMA Address Generation" for detailed information. Sample code is shown in Example 38-5 and Example 38-7.
Serial Peripheral Interface (SPI™)	If the SPI module is operating as master and only receiving data, the second DMA channel must be allocated and used to send dummy transmit data. Alternatively, a single DMA channel can be used in Null Data Write mode. See 38.6.11 "Null Data Write Mode" for detailed information, sample code is shown in Example 38-11.
UART	The UART must be configured to generate interrupts for every character received or transmitted. For the UART receiver to generate an Rx interrupt for each character received, Receive Interrupt Mode Selection bits (URXISEL<1:0>) must be set to '00' or '01' in the Status and Control register (UxSTA). For the UART transmitter to generate a Tx interrupt for each character transmitted, Transmission Interrupt Mode Selection bits UTXISEL0 and UTXISEL1 must be set to '0' in the Status and Control (UxSTA) register. Sample code is shown in Example 38-10.
Input Capture	The Input Capture module must be configured to generate an interrupt for each capture event by setting Number of Captures per Interrupt bits (ICI<1:0>) to '00' in Input Capture Control (ICxCON) register. Sample code is shown in Example 38-4.
Output Compare	The Output Compare module requires no special configuration to work with DMA. Typically, however, the Timer is used to provide the DMA request, and it needs to be properly configured. Sample code is shown in Example 38-3.
External Interrupt and Timers	Only External Interrupt 0 and Timers 2 and 3 can be selected for DMA request. Although these peripherals do not support DMA transfer themselves, they can be used to trigger DMA transfers for other DMA-supported peripherals. For example, Timer2 can trigger DMA transactions for the Output Compare peripheral in PWM mode. Sample code is shown in Example 38-3.

 Table 38-2:
 Configuration Considerations for DMA-Ready Peripherals

DMA-Ready Peripheral	Configuration Considerations
Peripheral Master Port (PMP)	The PMP module must be configured as a master by setting the Parallel Port Mode Select bits (MODE<1:0>) to '10' or '11' in the Parallel Port Mode (PMMODE) register. Also, interrupts must be generated after each data transfer by setting the Interrupt Request Mode bits (IRQM<1:0>) to '01' in the PMMODE register. Refer to Section 35. "Parallel Master Port (PMP) (DS70302) in the <i>PIC24H Family Reference Manual</i> for more information.

Table 38-2: Configuration Considerations for DMA-Ready Peripherals (Continu

An error condition within a DMA enabled peripheral generally sets a status flag and generates an interrupt (if interrupts are enabled by the user application). When a peripheral is serviced by the CPU, the data interrupt handler is required to check for error flags and if necessary, take the appropriate action. However, when a peripheral is serviced by the DMA channel, the DMA can only respond to data transfer requests and is not aware of any subsequent error conditions. All error conditions in DMA compatible peripherals, therefore, must have an associated interrupt enabled and be serviced by the user-defined Interrupt Service Routine (ISR), if such an interrupt is present in the peripheral.

38.5.3 Memory Address Initialization

The third DMA setup requirement is to allocate memory buffers within a specific memory area for DMA access. The location and size of this memory area depends on the PIC24H device (refer to the specific device data sheet for information). Figure 38-4 shows a DMA memory area of 2 Kbytes for PIC24H devices with 8 Kbytes of RAM.




 Figure 38-4:
 Data Memory Map for PIC24H family Devices with 8 Kbytes RAM

To operate properly, the DMA needs to know the DPSRAM address to read from or write to as an offset from the beginning of the DMA memory. This information is configured in the DMA Channel x DPSRAM Start Address Offset A (DMAxSTA) register and DMA Channel x DPSRAM Start Address Offset B (DMAxSTB) register. Figure 38-5 is an example that shows how the primary and secondary DMA Channel 4 buffers are set up on the PIC24HJ128GP504 device at address 0x2000 and 0x2010, respectively.




Figure 38-5: Primary and Secondary Buffer Allocation in DMA Memory

In this example, you must be familiar with the memory layout for the device in order to hard code this information into the application. Also, you must use pointer arithmetic to access these buffers after the DMA transfer is complete. As a result, this implementation is difficult to port from one processor to another.

The MPLAB[®] C30 compiler simplifies DMA buffer initialization and access by providing built-in C language primitives for that purpose. For example, the code in Figure 38-6 allocates two buffers in the DMA memory and initializes the DMA channel to point to them.




Figure 38-6: Primary and Secondary DMA Buffer Allocation with MPLAB[®] IDE

Note: MPLAB LINK30 linker allocates the primary and secondary buffers in reverse order starting at the bottom of the DMA memory space.

If the DMAxSTA (and/or DMAxSTB) register is initialized to a value that results in the DMA channel reading or writing RAM addresses outside of DMA RAM space, DMA channel writes to this memory address are ignored. DMA channel reads from this memory address result in a read of '0'.

38.5.4 DMA Transfer Count Setup

In the fourth step of the DMA setup process, each DMA channel must be programmed to service N + 1 number of requests before the data block transfer is considered complete. The value 'N' is specified by programming the DMA Channel x Transfer Count (DMAxCNT) register. That is, a DMAxCNT value of '0' will transfer one element.

The value of the DMAxCNT register is independent of the transfer data size (byte or word), which is specified in the SIZE bit in the DMAxCON register.

If the DMAxCNT register is initialized to a value that will result in the DMA channel reading or writing RAM addresses outside of DMA RAM space, DMA channel writes to this memory address are ignored. DMA channel reads from this memory address result in a read of '0'.

38.5.5 Operating Mode Setup

The fifth and final DMA setup step is to specify the mode of operation for each DMA channel by configuring the DMA Channel x Control (DMAxCON) register. See **38.6** "**DMA Operating Modes**" for specific setup information.

38.6 DMA OPERATING MODES

The DMA channel supports these modes of operation:

- Word or Byte data transfer
- Transfer direction (peripheral to DPSRAM, or DPSRAM to peripheral)
- · Full or Half transfer interrupts to CPU
- · Post-Increment or static DPSRAM addressing
- · Peripheral Indirect Addressing
- One-Shot or continuous block transfers
- Auto-Switch between two start addresses offsets (DMAxSTA or DMAxSTB) after each transfer complete (Ping-Pong mode)
- Null Data Write mode

Additionally, DMA supports a manual mode, which forces a single DMA transfer.

38.6.1 Word or Byte Data Transfer

Each DMA channel can be configured to transfer data by word or byte. Word data can only be moved to and from aligned (even) addresses. Conversely, Byte data can be moved to or from any (legal) address.

If the SIZE bit (DMAxCON<14>) is clear, word-sized data is transferred. If Register Indirect with Post-Increment Addressing mode is enabled, the address is post-incremented by 2 after every word transfer (see **38.6.5 "Register Indirect Without Post-Increment Addressing Mode"**).

If the SIZE bit is set, byte-sized data is transferred. If Register Indirect with Post-Increment Addressing mode is enabled, the address is incremented by 1 after every byte transfer.

38.6.2 Transfer Direction

Each DMA channel can be configured to transfer data from a peripheral to the DPSRAM or from the DPSRAM to a peripheral.

If the Transfer Direction (DIR) bit in DMAxCON is clear, data is read from the peripheral (using the Peripheral Address as provided by DMAxPAD) and the destination write is directed to the DPSRAM DMA memory address offset (using DMAxSTA or DMAxSTB).

If the DIR bit is set, data is read from the DPSRAM DMA memory address offset (using DMAxSTA or DMAxSTB) and the destination write is directed to the peripheral (using the peripheral address, as provided by DMAxPAD).

Once configured, each channel is an unidirectional data conduit. That is, should a peripheral require read and write data using the DMA controller, two channels must be assigned - one for read and one for write.

38.6.3 Full or Half Block Transfer Interrupts

Each DMA channel provides an interrupt to the interrupt controller when block data transfer is complete or half complete. This mode is designated by clearing or setting the HALF bit in the DMA Channel x Control (DMAxCON) register:

- HALF = 0 (initiate interrupt when all of the data has been moved)
- HALF = 1 (initiate interrupt when half of the data has been moved)

When DMA Continuous mode is used, the CPU must be able to process the incoming or outgoing data at least as fast as the DMA is moving it. The half transfer interrupt helps mitigate this problem by generating an interrupt when only half of the data has been transferred. For example, if an ADC is being continuously read by the DMA controller, the half transfer interrupt allows the CPU to process the buffer before it becomes completely full. Provided this never gets ahead of the DMA writes, this scheme can be used to relax the CPU response time requirements. Figure 38-7 illustrates this process.




Figure 38-7: Half Block Transfer Mode

In all modes, when the HALF bit is set, the DMA issues an interrupt only when the first half of Buffer A and/or B is transferred. No interrupt is issued when Buffer A and/or B is completely transferred. In other words, interrupts are only issued when DMA completes (DMAxCNT + 1)/2 transfers. If (DMAxCNT + 1) is equal to an odd number, interrupts are issued after (DMAxCNT + 2)/2 transfers.

For example, if DMA3 is configured for One-Shot, Ping-Pong buffers (MODE<1:0> = 11), and DMA3CNT = 7, two DMA3 interrupts are issued - one after transferring four elements from Buffer A, and one after transferring four elements from Buffer B. For more information, see **38.6.7 "One-Shot Mode"** and **38.6.9 "Ping-Pong Mode"**.

Even though the DMA channel issues an interrupt on either half- or full-block transfers, the user application can "trick" the DMA channel into issuing an interrupt on half- and full-block transfers by toggling the value of the HALF bit during each DMA interrupt. For example, if the DMA channel is set up with the HALF bit set to '1', an interrupt is issued after each half block transfer. If the user application resets the HALF bit to '0' while the interrupt is being serviced, the DMA issues another interrupt when the full block transfer is complete.

To enable these interrupts, the corresponding DMA Interrupt Enable bit (DMAxIE) must be set in the Interrupt Enable Control (IECx) register in the interrupt controller module, as shown in Table 38-3.

DMA Channel	Interrupt Controller Register Name and Bit Number	Corresponding Register Bit Name	C Structure Access Code
0	IEC0<4>	DMA0IE	IECObits.DMA0IE
1	IEC0<14>	DMA1IE	IEC1bits.DMA1IE
2	IEC1<8>	DMA2IE	IEC1bits.DMA2IE
3	IEC2<4>	DMA3IE	IEC2bits.DMA3IE
4	IEC2<14>	DMA4IE	IEC2bits.DMA4IE
5	IEC3<13>	DMA5IE	IEC3bits.DMA5IE
6	IEC4<4>	DMA6IE	IEC4bits.DMA6IE
7	IEC4<5>	DAM7IE	IEC4bits.DMA7IE

Table 38-3: Interrupt Controller Settings for Enabling/Disabling DMA Interrupts

Example 38-1 shows how DMA channel 0 interrupt is enabled:

Example 38-1: Code to Enable DMA Channel 0 Interrupt

```
IECObits.DMAOIE = 1;
```

Each DMA channel transfer interrupt sets a corresponding status flag in the interrupt controller, which triggers the (ISR). The user application must then clear that status flag to prevent the transfer-complete ISR from re-executing.

Table 38-4 shows the Interrupt Flag Status (IFSx) register and corresponding bit name (DMAxIF) in the interrupt controller module. It also shows the C Structure Access Code that clears the flag.

DMA Channel	Interrupt Controller Register Name and Bit Number	Corresponding Register Bit Name	C Structure Access Code
0	IFS0<4>	DMA0IF	IFS0bits.DMA0IE
1	IFS0<14>	DMA1IF	IFS0bits.DMA1IE
2	IFS1<8>	DMA2IF	IFS1bits.DMA2IE
3	IFS2<4>	DMA3IF	IFS2bits.DMA3IE
4	IFS2<14>	DMA4IF	IFS2bits.DMA4IE
5	IFS3<13>	DMA5IF	IFS3bits.DMA5IE
6	IFS4<4>	DMA6IF	IFS4bits.DMA6IE
7	IFS4<5>	DMA7IF	IFS4bits.DMA7IE

 Table 38-4:
 Interrupt Controller Settings for Clearing DMA Interrupt Status Flags

For example, assume that the DMA channel 0 interrupt is enabled, DMA channel 0 transfer is over and the associated interrupt has been issued to the Interrupt controller. The following code must be present in the DMA channel 0 ISR to clear the status flag and prevent a pending interrupt.

Example 38-2: Code to Clear DMA Channel 0 Interrupt

```
void __attribute__((interrupt, no_auto_psv)) _DMA0Interrupt(void)
{
    . . .
IFS0bits.DMA0IF = 0;
}
```


38.6.4 Register Indirect With Post-Increment Addressing Mode


Register Indirect With Post-Increment Addressing is used to move blocks of data by incrementing the DPSRAM address after each transfer.

The DMA channel defaults to this mode after the DMA controller is reset. This mode is selected by programming the Addressing Mode Select bits (AMODE<1:0>) to '00' in the DMA Channel Control (DMAxCON) register. In this mode, the DPSRAM Start Address Offset (DMAxSTA or DMAxSTB) register provides the starting address of DPSRAM buffer.

The user application determines the latest DPSRAM transfer address offset by reading the DPSRAM Start Address Offset register. However, the contents of this register are not modified by the DMA controller.

Figure 38-8 illustrates data transfer in the above mentioned mode.








```
Set up Output Compare 1 module for PWM mode:
OC1CON = 0:
                                  // Reset OC module
OC1R = 0x60;
                                  // Initialize PWM Duty Cycle
OC1RS = 0 \times 60;
                                  // Initialize PWM Duty Cycle Buffer
OC1CONbits.OCM = 6;
                                  // Configure OC for the PWM mode
Set up DMA Channel 3 for in Post-Increment mode with Timer2 Request source:
unsigned int BufferA[32] attribute ((space(dma)));
/* Insert code here to initialize BufferA with desired Duty Cycle values */
DMA3CONbits.AMODE = 0;
                                  // Configure DMA for Register indirect mode
                                  // with post-increment
DMA3CONbits.MODE = 0;
                                 // Configure DMA for Continuous mode
DMA3CONDits.DIR = 1;
                                 // RAM-to-Peripheral data transfers
DMA3PAD = (volatile unsigned int) & OC1RS; // Point DMA to OC1RS
DMA3CNT = 31;
                                 // 32 DMA request
DMA3REQ = 7;
                                  // Select Timer2 as DMA Request source
DMA3STA = builtin dmaoffset(BufferA);
IFS2bits.DMA3IF = 0;
                                  // Clear the DMA interrupt flag bit
IEC2bits.DMA3IE = 1;
                                  // Set the DMA interrupt enable bit
DMA3CONbits.CHEN = 1;
                                  // Enable DMA
Set up Timer2 for Output Compare PWM mode:
PR2 = 0xBF:
                                  // Initialize PWM period
T2CONbits.TON = 1;
                                  // Start Timer2
Set up DMA Channel 3 Interrupt Handler:
void __attribute__((interrupt, no_auto_psv)) _DMA3Interrupt(void)
{
   /* Update BufferA with new Duty Cycle values if desired here*/
   IFS2bits.DMA3IF = 0;
                                  //Clear the DMA3 Interrupt Flag
}
```

38.6.5 Register Indirect Without Post-Increment Addressing Mode

Register Indirect Without Post-Increment Addressing is used to move blocks of data without incrementing the starting address of the data buffer after each transfer. In this mode, the DPSRAM Start Address Offset (DMAxSTA or DMAxSTB) register provides offset to the starting address of the DPSRAM buffer. When the DMA data transfer takes place, the DPSRAM Address does not increment to the next location. So, the next DMA data transfer is initiated to the same DPSRAM address.

This mode is selected by programming the Addressing Mode Select bits (AMODE<1:0>) to '01' in the DMA Channel Control (DMAxCON) register.

If the addressing mode is changed to Register Indirect Without Post-Increment Addressing while the DMA channel is active (i.e., after some DMA transfers have occurred), the DMA DPSRAM address will point to the current DPSRAM buffer location (i.e., not the contents of the DMAxSTA or DMAxSTB, which by then could differ from the current DPSRAM buffer location). Figure 38-9 illustrates data transfer from the peripheral to the DMA DPSRAM, contrasting the use with and without post-increment addressing.



Example 38-4: Code for Input Capture and DMA with Register Indirect Without Post-Increment Addressing

Set up Input Capture 1 module for D	MA operation:
IC1CON = 0;	// Reset IC module
IC1CONbits.ICTMR = 1;	<pre>// Reset IC module // Select Timer2 contents for capture // Capture every falling edge // Capture EVE</pre>
IC1CONbits.ICM = 2;	// Capture every falling edge
IC1CONbits.ICI = 0;	// Generate DMA request on every capture event
Set up Timer2 to be used by Input C	apture module:
PR2 = 0xBF;	// Initialize count value
PR2 = 0xBF; T2CONbits.TON = 1;	// Start timer
Set up DMA Channel 0 for no Post-li	ncrement mode:
unsigned int CaptureValue	attribute((space(dma)));
	<pre>// Configure DMA for Register indirect // without post-increment</pre>
DMA0CONbits.MODE = 0;	// Configure DMA for Continuous mode
	int)&IC1BUF // Point DMA to IC1BUF
DMAOCNT = 0;	<pre>// Interrupt after each transfer // Select Input Capture module as DMA Request source</pre>
DMAOREQ = 1;	// Select Input Capture module as DMA Request source
DMA3STA =builtin_dmaoffset	t(&CaptureValue);
IFSObits.DMA0IF = 0;	// Clear the DMA interrupt flag bit
IECObits.DMAOIE = 1;	// Set the DMA interrupt enable bit
DMA0CONbits.CHEN = 1;	// Enable DMA
Set up DMA Channel 0 Interrupt Har	ıdler:
<pre>voidattribute((interrup) {</pre>	t, no_auto_psv)) _DMA3Interrupt(void)
/* Process CaptureValue v	variable here*/
<pre>IFSObits.DMA0IF = 0; }</pre>	//Clear the DMA3 Interrupt Flag

38.6.6 Peripheral Indirect Addressing Mode

Peripheral Indirect Addressing mode is a special addressing mode where the peripheral, not the DMA channel, provides the variable part of the DPSRAM address. That is, the peripheral generates the Least Significant bits (LSb) of the DPSRAM address while the DMA channel provides the fixed buffer base address. However, the DMA channel continues to coordinate the actual data transfer, keeping track of the transfer count, and generating the corresponding CPU interrupts.

Peripheral Indirect Addressing mode can operate bidirectionally, depending upon the peripheral need, so the DMA channel still needs to be configured appropriately to support target peripheral reads or writes.

Peripheral Indirect Addressing mode is selected by programming the Addressing Mode Select bits AMODE<1:0> to '1x' in the DMA Channel Control (DMAxCON) register.

The DMA capability in Peripheral Indirect Addressing mode can be specifically tailored to meet the needs of each peripheral that supports it. The peripheral defines the address sequence for accessing the data within the DPSRAM, allowing it, for example, to sort incoming ADC data into multiple buffers, relieving the CPU of the task.

If Peripheral Indirect Addressing mode is supported by a peripheral, a DMA request interrupt from that peripheral is accompanied by an address that is presented to the DMA channel. If the DMA channel that responds to the request is also enabled for Peripheral Indirect Addressing, it will logically OR the buffer base address with the zero extended incoming Peripheral Indirect Address to create the actual DPSRAM offset address, as shown in Figure 38-10.




Figure 38-10: Address Offset Generation in Peripheral Indirect Addressing Mode

The peripheral determines how many least significant address bits it will control. The application program must select a base address for the buffer in DPSRAM and ensure that the corresponding number of Least Significant bits of that address offset are zero. As with other modes, when the DPSRAM Start Address Offset register is read, it returns a value of the latest DPSRAM transfer address offset, which includes the address offset calculation described above. If the DMA channel is not configured for Peripheral Indirect Addressing, the incoming address is ignored and the data transfer occurs as normal.

Peripheral Indirect Addressing mode is compatible with all other operating modes and is currently supported by the ADC and ECAN modules.

38.6.6.1 ADC SUPPORT FOR DMA ADDRESS GENERATION

In Peripheral Indirect Addressing mode, the peripheral defines the addressing sequence, which is more tailored to peripheral functionality. For example, if the ADC is configured to continuously convert inputs 0 through 3 in sequence (0, 1, 2, 3, 0, 1, etc.), and it is associated with a DMA channel that is configured for Register Indirect Addressing with Post-Increment, DMA transfer moves this data into a sequential buffer as shown in Figure 38-11. Example 38-5 illustrates the code for this configuration.




Figure 38-11: Data Transfer from ADC with Register Indirect Addressing

<pre>Set up ADC1 for Channel 0-3 Sampling: AD1CON1bits.FORM = 3; // Data Output Format: Signed Fraction (Q15 form AD1CON1bits.SSRC = 2; // Sample Clock Source: GP Timer starts convers. AD1CON1bits.ASAM = 1; // Sampling begins immediately after conver AD1CON1bits.AD12B = 0; // 10-bit ADC operation AD1CON1bits.BUFM = 0; AD1CON2bits.BUFM = 0; AD1CON2bits.CSCNA = 1; // Scan CH0+ Input Selections during Sample A b. AD1CON2bits.CHPS = 0; // Converts CH0 AD1CON3bits.ADRC = 0; // ADC Clock is derived from Systems Clock AD1CON3bits.ADRC = 0; // ADC Clock is derived from Systems Clock AD1CON3bits.ADRC = 63; // ADC Conversion Clock //AD1CHS0: A/D Input Select Register AD1CHS0bits.CH0SA = 0; // MUXA +ve input selection (AIN0) for CH0 AD1CHS0bits.CH0NA = 0; // MUXA -ve input selection (VREF-) for CH0 //AD1CHS123: A/D Input Select Register AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AIN0) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1 //AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1</pre>
ADICON1bits.SSRC = 2; // Sample Clock Source: GP Timer starts converses ADICON1bits.ASAM = 1; // Sampling begins immediately after converses ADICON1bits.AD12B = 0; // 10-bit ADC operation ADICON1bits.SIMSAM = 0; // Samples individual channels sequentially ADICON2bits.BUFM = 0; ADICON2bits.CSCNA = 1; // Scan CH0+ Input Selections during Sample A be AD1CON2bits.CHPS = 0; // Converts CH0 AD1CON2bits.ADRC = 0; // ADC Clock is derived from Systems Clock AD1CON3bits.ADRC = 0; // ADC Clock is derived from Systems Clock AD1CON3bits.ADRC = 63; // ADC Conversion Clock //AD1CHS0: A/D Input Select Register AD1CHS0bits.CHOSA = 0; // MUXA +ve input selection (AIN0) for CH0 AD1CHS0bits.CHONA = 0; // MUXA -ve input selection (VREF-) for CH0 //AD1CHS123: A/D Input Select Register AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AIN0) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
ADICON2bits.CSCNA = 1; // Scan CH0+ Input Selections during Sample A b. ADICON2bits.CHPS = 0; // Converts CH0 ADICON3bits.ADRC = 0; // ADC Clock is derived from Systems Clock ADICON3bits.ADCS = 63; // ADC Conversion Clock //ADICHS0: A/D Input Select Register ADICHS0bits.CH0SA = 0; // MUXA +ve input selection (AINO) for CH0 ADICHS0bits.CH0NA = 0; // MUXA -ve input selection (VREF-) for CH0 //ADICHS123: A/D Input Select Register ADICHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1 ADICHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
ADICON3bits.ADCS = 63; // ADC Conversion Clock //ADICHS0: A/D Input Select Register ADICHS0bits.CH0SA = 0; // MUXA +ve input selection (AINO) for CH0 ADICHS0bits.CH0NA = 0; // MUXA -ve input selection (VREF-) for CH0 //ADICHS123: A/D Input Select Register ADICHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1 ADICHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
AD1CHSObits.CHOSA = 0; // MUXA +ve input selection (AINO) for CHO AD1CHSObits.CHONA = 0; // MUXA -ve input selection (VREF-) for CHO //AD1CHS123: A/D Input Select Register AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
AD1CHS0bits.CH0NA = 0; // MUXA -ve input selection (VREF-) for CH0 //AD1CHS123: A/D Input Select Register AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1 AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
//AD1CSSH/AD1CSSL: A/D Input Scan Selection Register
AD1CSSH = 0x0000;
AD1CSSL = 0x000F; // Scan AIN0, AIN1, AIN2, AIN3 inputs
Set up Timer3 to trigger ADC1 Conversions:
TMR3 = 0x0000; PR3 = 4999; // Trigger ADC1 every 125 µs @ 40 MIPS IFS0bits.T3IF = 0; // Clear Timer3 interrupt IEC0bits.T3IE = 0; // Disable Timer3 interrupt
T3CONbits.TON = 1; //Start Timer3
Set up DMA Channel 5 for Register Indirect with Post-Increment Addressing:
<pre>unsigned int BufferA[32]attribute((space(dma))); unsigned int BufferB[32]attribute((space(dma)));</pre>
DMA5CONbits.AMODE = 0; // Configure DMA for Register indirect mode // with post-increment
DMA5CONbits.MODE = 2; // Configure DMA for Continuous Ping-Pong m DMA5PAD = (volatile unsigned int)&ADC1BUF0 // Point DMA to ADC1BUF0 DMA5CNT = 31; // 32 DMA request
DMA5REQ = 13; // Select ADC1 as DMA Request source
DMA5STA =builtin_dmaoffset(BufferA); DMA5STB =builtin_dmaoffset(BufferB);
IFS3bits.DMA5IF = 0;//Clear the DMA interrupt flag bitIEC3bits.DMA5IE = 1;//Set the DMA interrupt enable bit
DMA5CONbits.CHEN=1; // Enable DMA

Example 38-5: Code for Data Transfer from ADC with Register Indirect Addressing

Example 38-5: Code for Data Transfer from ADC with Register Indirect Addressing (Continued)

```
Set up DMA Channel 5 Interrupt Handler:
unsigned int DmaBuffer = 0;
void __attribute__((interrupt, no_auto_psv)) _DMA5Interrupt(void)
{
   // Switch between Primary and Secondary Ping-Pong buffers
if(DmaBuffer == 0)
   {
       ProcessADCSamples (BufferA);
   }
   else
   {
       ProcessADCSamples (BufferB);
   }
   DmaBuffer ^= 1;
   IFS3bits.DMA5IF = 0;
                            //Clear the DMA5 Interrupt Flag
Set up ADC1 for DMA Operation:
AD1CON1bits.ADDMABM = 0;
                             // Don't Care: ADC address generation is
                             // Ignored by DMA
                           // Don't Care
// Don't Care
AD1CON2bits.SMPI = 3;
AD1CON4bits.DMABL = 3;
IFS0bits.AD1IF
                  = 0;
                            // Clear the A/D interrupt flag bit
                  = 0; // Do Not Enable A/D interrupt
IECObits.AD1IE
AD1CON1bits.ADON = 1;
                             // Turn on the A/D converter
```

A typical algorithm would operate on a per ADC data channel basis, requiring it to either sort transferred data or index it by jumping unwanted data. Either of these methods requires more code and consumes more execution time. ADC Peripheral Indirect Addressing mode defines a special addressing technique where data for each ADC channel is placed into its own buffer. In the above example, if the DMA channel is configured for Peripheral Indirect Addressing mode, DMA transfer moves ADC data into separate buffers, as shown in Figure 38-12.




Figure 38-12: Data Transfer from ADC with Peripheral Indirect Addressing

To enable this kind of ADC addressing, the DMA Buffer Build Mode (ADDMABM) bit in the ADCx Control 1 (ADxCON1) register must be cleared. If this bit is set, the ADC generates addresses in the order of conversion (same as DMA Register Indirect Addressing with Post-Increment mode).

As mentioned earlier, you must pay special attention to the number of Least Significant bits that are reserved for the peripheral when the DPSRAM Start Address Offset registers (DMAxSTA and DMAxSTB) are initialized by the user application. For the ADC, the number of bits will depend on the size and number of the ADC buffers.

The number of ADC buffers is initialized with Increment Rate for DMA Addresses bits SMPI<3:0> in the ADCx Control 2 (ADxCON2) register. The size of each ADC buffer is initialized with Number of DMA Buffer Locations per Analog Input bits DMABL<2:0> in the ADCx Control 4 (ADCxCON4) register. For example, if SMPI<3:0> is initialized to 3 and DMABL<2:0> is initialized to 3, there will be 4 ADC buffers (SMPI<3:0> + 1), each with eight words (2^{DMABL} <2:0>), for the total of 32 words (64 bytes). This means that the address offset that is written into the DMAxSTA and DMAxSTB must have 6 (2^{6} bits = 64 bytes) Least Significant bits set to zero.

If the MPLAB C30 compiler is used to initialized the DMAxSTA and DMAxSTAB registers, proper data alignment must be specified via data attributes. For the above conditions, the code shown in Example 38-6 will properly initialize DMAxSTA and DMAxSTB registers.

Example 38-6: DMA buffer alignment with MPLAB[®] C30

```
int BufferA[4][8] __attribute__((space(dma),aligned(64)));
int BufferB[4][8] __attribute__((space(dma),aligned(64)));
DMA0STA = __builtin_dmaoffset(&BufferA[0][0]);
DMA0STB = __builtin_dmaoffset(&BufferB[0][0]);
```

Example 38-7 illustrates the code for this configuration.

```
Set up ADC1 for Channel 0-3 Sampling:
AD1CON1bits.FORM = 3;
                             // Data Output Format: Signed Fraction (Q15 format)
AD1CON1bits.SSRC = 2;
                            // Sample Clock Source: GP Timer starts conversion
AD1CON1bits.ASAM = 1;
                            // Sampling begins immediately after conversion
AD1CON1bits.AD12B = 0;
                            // 10-bit ADC operation
                            // Samples multiple channels sequentially
AD1CON1bits.SIMSAM = 0;
AD1CON2bits.BUFM = 0;
AD1CON2bits.CSCNA = 1;
                             // Scan CHO+ Input Selections during Sample A
bit.
                              // Converts CH0
AD1CON2bits.CHPS = 0;
AD1CON3bits.ADRC = 0;
                            // ADC Clock is derived from Systems Clock
AD1CON3bits.ADCS = 63;
                             // ADC Conversion Clock
//AD1CHS0: A/D Input Select Register
AD1CHSObits.CHOSA = 0; // MUXA +ve input selection (AINO) for CHO
AD1CHSObits.CHONA = 0;
                             // MUXA -ve input selection (VREF-) for CHO
//AD1CHS123: A/D Input Select Register
AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AINO) for CH1
AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
//AD1CSSH/AD1CSSL: A/D Input Scan Selection Register
AD1CSSH = 0 \times 0000;
AD1CSSL = 0 \times 000F;
                             // Scan AINO, AIN1, AIN2, AIN3 inputs
Set up Timer3 to trigger ADC1 Conversions:
TMR3 = 0 \times 0000;
PR3 = 4999; // Trigger ADC1 every 125usec
IFSObits.T3IF = 0;
                             // Clear Timer3 interrupt
                              // Disable Timer3 interrupt
IECObits.T3IE = 0;
T3CONbits.TON = 1;
                              //Start Timer3
Set up DMA Channel 5 for Peripheral Indirect Addressing:
struct
{
   unsigned int Adc1Ch0[8];
   unsigned int Adc1Ch1[8];
   unsigned int Adc1Ch2[8];
   unsigned int Adc1Ch3[8];
} BufferA attribute ((space(dma)));
struct
{
   unsigned int Adc1Ch0[8];
   unsigned int Adc1Ch1[8];
   unsigned int Adc1Ch2[8];
   unsigned int Adc1Ch3[8];
} BufferB attribute ((space(dma)));
DMA5CONbits.AMODE = 2;
                             // Configure DMA for Peripheral indirect mode
                             // Configure DMA for Continuous Ping-Pong mode
DMA5CONbits.MODE = 2;
DMA5PAD = (volatile unsigned int) & ADC1BUF0; // Point DMA to ADC1BUF0
DMA5CNT = 31;
                            // 32 DMA request (4 buffers, each with 8 words)
DMA5REQ = 13;
                             // Select ADC1 as DMA Request source
DMA5STA = __builtin_dmaoffset(&BufferA);
DMA5STB = __builtin_dmaoffset(&BufferB);
IFS3bits.DMA5IF = 0;
                             //Clear the DMA interrupt flag bit
TEC3bits.DMA5TE = 1:
                             //Set the DMA interrupt enable bit
DMA5CONbits.CHEN=1;
                              // Enable DMA
```

Example 38-7: Code for ADC and DMA with Peripheral Indirect Addressing

Example 38-7: Code for ADC and DMA with Peripheral Indirect Addressing (Continued)


```
Set up DMA Channel 5 Interrupt Handler:
unsigned int DmaBuffer = 0;
void __attribute__((interrupt, no_auto_psv)) DMA5Interrupt(void)
    // Switch between Primary and Secondary Ping-Pong buffers
if(DmaBuffer == 0)
    {
       ProcessADCSamples(BufferA.Adc1Ch0);
       ProcessADCSamples(BufferA.Adc1Ch1);
       ProcessADCSamples(BufferA.Adc1Ch2);
       ProcessADCSamples(BufferA.Adc1Ch3);
    }
    else
    {
       ProcessADCSamples(BufferB.Adc1Ch0);
       ProcessADCSamples(BufferB.Adc1Ch1);
       ProcessADCSamples(BufferB.Adc1Ch2);
       ProcessADCSamples(BufferB.Adc1Ch3);
    }
    DmaBuffer ^= 1;
    IFS3bits.DMA5IF = 0;
                              //Clear the DMA5 Interrupt Flag
}
Set up ADC1 for DMA Operation:
AD1CON1bits.ADDMABM = 0;
                              // DMA buffers are built in scatter/gather mode
                              // 4 ADC buffers
AD1CON2bits.SMPI = 3;
AD1CON4bits.DMABL = 3;
                              // Each buffer contains 8 words
IFSObits.AD1IF = 0;
IECObits.AD1IE = 0;
                             // Clear the A/D interrupt flag bit
                              // Do Not Enable A/D interrupt
AD1CON1bits.ADON = 1;
                              // Turn on the A/D converter
```

38.6.6.2 ECAN SUPPORT FOR DMA ADDRESS GENERATION

Peripheral Indirect Addressing can also be used with the ECAN module to let ECAN define more specific addressing functionality. When the PIC24H device filters and receives messages via the CAN bus, the messages can be categorized into two groups:

- · Received messages that must be processed
- · Received messages that must be forwarded to other CAN nodes without processing

In the first case, received messages must be reconstructed into buffers of eight words each before they can be processed by the user application. With multiple ECAN buffers located in the DMA RAM, it would be easier to let the ECAN peripheral generate RAM addresses for incoming (or outgoing) data, as shown in Figure 38-13. In this example, Buffer 2 is received first, followed by Buffer 0. The ECAN module generates destination addresses to properly place data in the DMA RAM (Peripheral Indirect Addressing).





As mentioned earlier, you must pay special attention to the number of Least Significant bits that are reserved for the peripheral when the DPSRAM Start Address Offset registers (DMAxSTA and DMAxSTB) are initialized by the user application and the DMA is operating in Peripheral Indirect Addressing mode. For the ECAN module, the number of bits depends on the number of ECAN buffers defined by the DMA Buffer Size bits (DMABS<2:0>) in the ECAN FIFO Control register (CiFCTRL).

For example, if the ECAN module reserves 12 buffers by setting DMABS<2:0> bits to '3', there will be 12 buffers with eight words each, for a total of 96 words (192 bytes). This means that the address offset that is written into the DMAxSTA and DMAxSTB registers must have 8 (2^{8 bits} = 256 bytes) Least Significant bits set to '0'. If the MPLAB C30 compiler is used to initialize the DMAxSTA register, proper data alignment must be specified via data attributes. For the above example, the code in Figure 38-8 properly initializes the DMAxSTA register.

Example 38-8: DMA buffer alignment with MPLAB[®] C30


int BufferA[12][8] __attribute__((space(dma),aligned(256)));
DMA0STA = __builtin_dmaoffset(&BufferA[0][0]);

Example 38-9 illustrates the code for this configuration.

However, processing of incoming messages may not always be a requirement. For example, in some automotive applications, the received messages can be forwarded to another node than being processed by the CPU. In this case, received buffers do not have to be sorted in memory and can be forwarded as they become available.

This mode of data transfer can be achieved with the DMA in Register Indirect Addressing with Post-Increment. Figure 38-14 illustrates this scenario.

Set up ECAN1 with Two Filters:	nd DMA with Peripheral Indirect Addressing
•	t. See ECAN section for example code */
ClCTRL1bits.WIN = 1; ClFEN1bits.FLTEN0 = 1; ClFEN1bits.FLTEN1 = 1; ClBUFPNT1bits.F0BP = 0; ClBUFPNT1bits.F1BP = 2;	
C1RXF0SID = 0xFFEA; C1RXF0EID = 0xFFFF;	// Filter 0 configuration
C1RXF1SID = 0xFFEB; C1RXF1EID = 0xFFFF;	// Filter 1 configuration
	<pre>// Mask 0 used for both filters // Mask 0 used for both filters</pre>
ClFCTRLbits.DMABS = 3; ClFCTRLbits.FSA = 3;	// 12 buffers in DMA RAM // FIFO starts from Tx/Rx Buffer 3
	<pre>// Buffer 0 is a receive buffer // Buffer 2 is a receive buffer</pre>
C1TR01CONbits.TX0PRI = 0b11; C1TR01CONbits.TX1PRI = 0b10;	
C1CTRL1bits.REQOP = 0;// Enab	le Normal Operation Mode
Set up DMA Channel 0 for Peripheral	Indirect Addressing:
<pre>unsigned int Ecan1Rx[12][8] _ words each</pre>	_attribute((space(dma)));// 12 buffers, 8
	<pre>// Continuous mode, single buffer // Peripheral Indirect Addressing</pre>
	<pre>int) &C1RXD // Point to ECAN1 Rx register (Ecan1Rx); // Point DMA to ECAN1 buffers</pre>
DMA0CNT = 7; DMA0REQ = 0x22;	<pre>// 8 DMA request (1 buffer, each with 8 words) // Select ECAN1 Rx as DMA Request source</pre>
<pre>IECObits.DMAOIE = 1; DMAOCONDits.CHEN = 1;</pre>	// Enable DMA Channel 0 interrupt // Enable DMA Channel 0
Set up DMA Interrupt Handler:	
<pre>voidattribute((interrupt {</pre>	<pre>, no_auto_psv)) _DMA0Interrupt(void)</pre>
	its.ICODE]); // Process received buffer;
<pre>IFSObits.DMAOIF = 0; }</pre>	// Clear the DMA0 Interrupt Flag;






38.6.7 One-Shot Mode

One-Shot mode is used by the application program when repetitive data transfer is not required. One-Shot mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to 'x1' in the DMA Channel Control (DMAxCON) register. In this mode, when the entire data block is moved (block length as defined by DMAxCNT), the data block end is detected and the channel is automatically disabled (i.e., the CHEN bit in the DMA Channel Control (DMAxCON) register is cleared by the hardware). Figure 38-15 illustrates One-Shot mode.





If the HALF bit is set in the DMA Channel Control (DMAxCON) register, the DMAxIF bit is set (and the DMA interrupt is generated, if enabled by the application program) when half of the data block transfer is complete and the channel remains enabled. When the full block transfer is complete, no interrupt flag is set and the channel is automatically disabled. See **38.6.3 "Full or Half Block Transfer Interrupts"** for information on how to set up the DMA channel to interrupt on both half and full block transfer.

If the channel is re-enabled by setting CHEN in DMAxCON to '1', the block transfer takes place from the start address, as provided by the DPSRAM Start Address Offset (DMAxSTA and DMAxSTB) registers. Example 38-10 illustrates the code for One-Shot operation.

Example 38-10: Code for UART and DMA with One-Shot Mode

```
Set up UART for Rx and Tx:
#define FCY
                 40000000
#define BAUDRATE 9600
#define BRGVAL ((FCY/BAUDRATE)/16)-1
U2MODEbits.STSEL = 0;
                          // 1-stop bit
U2MODEbits.PDSEL = 0;
                         // No Parity, 8-data bits
U2MODEbits.ABAUD = 0;
                          // Autobaud Disabled
U2BRG = BRGVAL;// BAUD Rate Setting for 9600
U2STAbits.UTXISEL0 = 0:
                          // Interrupt after one Tx character is transmitted
U2STAbits.UTXISEL1 = 0;
U2STAbits.URXISEL = 0;
                          // Interrupt after one Rx character is received
U2MODEbits.UARTEN = 1; // Enable UART
                          // Enable UART Tx
U2STAbits.UTXEN
                    = 1;
```


```
Example 38-10: Code for UART and DMA with One-Shot Mode (Continued)
 Set up DMA Channel 0 to Transmit in One-Shot, Single-Buffer mode:
 unsigned int BufferA[8] __attribute__((space(dma)));
 unsigned int BufferB[8] attribute ((space(dma)));
 DMA0CON = 0x2001;// One-Shot, Post-Increment, RAM-to-PeripheralDMA0CNT = 7;// 8 DMA requestsDMA0REQ = 0x001F;// Select UART2 Transmitter
 DMA0PAD = (volatile unsigned int) &U2TXREG;
 DMAOSTA = builtin dmaoffset(BufferA);
 IFSObits.DMA0IF = 0;
                               // Clear DMA Interrupt Flag
 IECObits.DMAOIE = 1;
                               // Enable DMA interrupt
 Set up DMA Channel 1 to Receive in Continuous Ping-Pong mode:
                               // Continuous, Ping-Pong, Post-Inc., Periph-RAM
 DMA1CON = 0 \times 0002;
                               // 8 DMA requests
// Select UART2 Receiver
 DMA1CNT = 7;
 DMA1REQ = 0x001E;
 DMA1PAD = (volatile unsigned int) &U2RXREG;
 DMA1STA = __builtin_dmaoffset(BufferA);
 DMA1STB = builtin dmaoffset(BufferB);
 IFSObits.DMA1IF = 0; // Clear DMA interrupt
IECObits.DMA1IE = 1; // Enable DMA interrupt
DMA1CONbits.CHEN = 1; // Enable DMA Channel
 Set up DMA Interrupt Handler:
 void __attribute__((interrupt, no_auto_psv)) _DMA0Interrupt(void)
 {
   IFSObits.DMAOIF = 0; // Clear the DMAO Interrupt Flag;
 }
 void attribute ((interrupt, no auto psv)) DMA1Interrupt(void)
 {
   // contains Rx Data
    if (BufferCount == 0)
    {
    DMAOSTA = builtin dmaoffset(BufferA); // Point DMA 0 to data
                                                 // to be transmitted
    }
    else
  {
     DMAOSTA = builtin dmaoffset(BufferB); // Point DMA 0 to data
                                                  // to be transmitted
    }
    DMA0CONbits.CHEN = 1;  // Enable DMA0 Channel
DMA0REQbits.FORCE = 1;  // Manual mode: Kick-start the 1st transfer
    BufferCount ^= 1;
    IFSObits.DMA1IF = 0;
                               // Clear the DMA1 Interrupt Flag
```

38.6.8 Continuous Mode

Continuous mode is used by the application program when repetitive data transfer is required throughout the life of the program.

This mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to ' \pm 0' in the DMA Channel Control (DMAxCON) register. In this mode, when the entire data block is moved (block length as defined by DMAxCNT), the data block end is detected and the channel remains enabled. During the last data transfer, DMA DPSRAM address resets back to (primary) DPSRAM Start Address Offset A (DMAxSTA) register. Figure 38-16 illustrates Continuous mode.

Figure 38-16: Repetitive Data Block Transfer with Continuous Mode



If the HALF bit is set in the DMA Channel Control (DMAxCON) register, the DMAxIF is set (and DMA interrupt is generated, if enabled) when half of the data block transfer is complete. The channel remains enabled. When the full block transfer is complete, no interrupt flag is set and the channel remains enabled. See **38.6.3 "Full or Half Block Transfer Interrupts"** for information on how to set up the DMA channel to interrupt on both half and full block transfer.

38.6.9 Ping-Pong Mode

Ping-Pong mode allows the CPU to process one buffer while a second buffer operates with the DMA channel. The net result is that the CPU has the entire DMA block transfer time to process the buffer that is currently not being used by the DMA channel. Therefore, this transfer mode doubles the amount of DPSRAM that is required for a given buffer size.

In all DMA operating modes, when the DMA channel is enabled, the (primary) DMA Channel x DPSRAM Start Address Offset A (DMAxSTA) register is selected by default to generate the initial DPSRAM effective address. As each block transfer completes and the DMA channel is reinitialized, the buffer start address is sourced from the same DMAxSTA register.


In Ping-Pong mode, the buffer start address is derived from two registers:

- Primary: DMA Channel x DPSRAM Start Address Offset A (DMAxSTA) register
- · Secondary: DMA Channel x DPSRAM Start Address Offset B (DMAxSTB) register

The DMA uses a secondary buffer for alternate block transfers. As each block transfer completes and the DMA channel is reinitialized, the buffer start address is derived from the alternate register.


Ping-Pong mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to '1x' in the DMA Channel Control (DMAxCON) register.

If Continuous mode is selected while the DMA is operating in Ping-Pong mode, the DMA responds by reinitializing to point to the secondary buffer after transferring the primary buffer, and then transfers the secondary buffer. Subsequent block transfers alternate between primary and secondary buffers. Interrupts are generated (if enabled by the application program) after each buffer is transferred. Figure 38-17 illustrates Ping-Pong mode with Continuous operation. Example 38-10 illustrates the code used for Ping-Pong operation using the UART module as an example.





If One-Shot mode is selected while the DMA controller is operating in Ping-Pong mode, the DMA responds by reinitializing to point to the secondary buffer after transferring primary buffer and then transfers the secondary buffer. Subsequent block transfers will not occur, however, because the DMA channel disables itself. Figure 38-18 illustrates One-Shot data transfer in Ping-Pong mode.





38.6.10 Manual Transfer Mode

For peripherals that are sending data to the DPSRAM using the DMA controller, the DMA data transfer starts automatically after the DMA channel and peripheral are initialized. When the peripheral is ready to move data to the DPSRAM, it issues a DMA request. If data also needs to be sent to the peripheral at this time, the same DMA request can be used to activate another channel to read data from DPSRAM and write it to the peripheral.

Conversely, if the application only needs to send data to a peripheral (from a DPSRAM buffer) an initial (manual) data load into the peripheral may be required to start the process (see **38.7 "Starting DMA Transfer**"). This process could be initiated with conventional software. However, a more convenient approach is to simply mimic the channel DMA request by setting a bit within the selected DMA channel. The DMA channel processes the forced request as it would any other request and transfers the first data element to start the sequence. When the peripheral is ready for the next piece of data, it sends a normal DMA request and the DMA sends the next data element. This process is illustrated in Figure 38-19.

A manual DMA request can be created by setting the FORCE bit in the DMA Channel x IRQ Select (DMAxREQ) register. Once set, the FORCE bit cannot be cleared by the user application. It must be cleared by hardware when the forced DMA transfer is complete. Depending on when the FORCE bit is set, these special conditions apply:

- · Setting the FORCE bit while DMA transfer is in progress has no effect and is ignored.
- Setting the FORCE bit while the channel x is being configured (i.e., setting the FORCE bit during the same write that configures DMA channel) can result in unpredictable behavior and should be avoided.
- An attempt to set the FORCE bit while a peripheral interrupt request is pending (for this channel) is discarded in favor of the interrupt-based request. However, an error condition is generated by setting both the DMA RAM Write Collision Flag bit (XWCOLx) and the Peripheral Write Collision Flag bit (PWCOLx) in the DMA Controller Status 0 (DMACS0) register. See 38.10 "Data Write Collisions" for more details.




Figure 38-19: Data Transfer Initiated in Manual Mode

38.6.11 Null Data Write Mode

Null Data Write mode is the most useful in applications in which sequential reception of data is required without any data transmission like SPI.


The SPI is essentially a simple shift register, clocking a bit of data in and out for each clock period. However, an unusual situation arises when the SPI is configured in Master mode (i.e., when the SPI is to be the source of the clock) but only received data is of interest. In this case, something must be written to the SPI data register to start the SPI data clock and receive the external data.


It would be possible to allocate two DMA channels, one for data reception and the other to simply feed null, or zero, data into the SPI. However, a more efficient solution is to use a DMA Null Data Write mode that automatically writes a null value to the SPI data register after each data element has been received and transferred by the DMA channel configured for peripheral data reads.

If the Null Data Peripheral Write Mode Select bit (NULLW) is set in the DMA Channel x Control (DMAxCON) register, and the DMA channel is configured to read from the peripheral, then the DMA channel also executes a null (all zeros) write to the peripheral address in the same cycle as the peripheral data read. This write occurs across the peripheral bus concurrently with the (data) write to the DPSRAM (across the DPSRAM bus). Figure 38-20 illustrates this mode.

During normal operation in this mode, the Null Data Write can only occur in response to a peripheral DMA request (i.e., after data has been received and is available for transfer). An initial CPU write to the peripheral is required to start reception of the first word, after which the DMA takes care of all subsequent peripheral (null) data writes. That is, the CPU null write starts the SPI (master) sending/receiving data which in turn eventually generates a DMA request to move the newly received data.

Alternatively, a forced DMA transfer could be used to 'kick start' the process. However, this will also include a redundant peripheral read (data not valid) and an associated DPSRAM pointer adjustment, which must be taken into account.





```
Example 38-11: SPI and DMA with Null Data Write Mode
 Set up SPI for Master mode:
 SPI1CON1bits.MODE16 = 1;
                               //Communication is word-wide (16 bits)
 SPI1CON1bits.MSTEN = 1;
                               //Master Mode Enabled
SPI1STATbits.SPIEN = 1;
                                //Enable SPI Module
 Set up DMA Channel 1 for Null Data Write mode:
 unsigned int BufferA[16] __attribute__((space(dma)));
unsigned int BufferB[16] __attribute__((space(dma)));
 DMA1CON = 0 \times 0802;
                                // Null Write, Continuous, Ping-Pong,
                                // Post-Increment, Periph-to-RAM
 DMA1CNT = 15;
                                // Transfer 16 words at a time
 DMA1REQ = 0x000A;
                                // Select SPI1 as DMA request source
 DMA1STA = __builtin_dmaoffset(BufferA);
 DMA1STB = __builtin_dmaoffset(BufferB);
 DMA1PAD = (volatile unsigned int) & SPI1BUF;
 IFSObits.DMA1IF = 0;
                               // Enable DMA interrupt
IECObits.DMA1IE = 1;
 DMA1CONbits.CHEN = 1;
                                // Enable DMA Channel
                               // Force First word after Enabling SPI
 DMA1REQbits.FORCE = 1;
 Set up DMA Interrupt Handler:
 void attribute ((interrupt, no auto psv)) DMA1Interrupt(void)
 {
   static unsigned int BufferCount = 0; // Keep record of which buffer
                                             // contains Rx Data
    if (BufferCount == 0)
    {
    ProcessRxData(BufferA);
                                            // Process received SPI data in
                                             // DMA RAM Primary buffer
    }
    else
    {
```

ProcessRxData(BufferB);

BufferCount ^= 1; IFSObits.DMA1IF = 0;

}

// Process received SPI data in

// Clear the DMA1 Interrupt Flag

// DMA RAM Secondary buffer

38.7 STARTING DMA TRANSFER

Before DMA transfers can begin, the DMA channel must be enabled by setting the CHEN bit to '1' in the DMAxCON register. When the DMA channel is active, it can be reinitialized by disabling this channel (CHEN = 0), followed by re-enabling it (CHEN = 1). This process resets the DMA transfer count to zero and sets the active DMA buffer to the primary buffer.

When the DMA channel and peripheral are properly initialized, the DMA transfer starts as soon as the peripheral is ready to move data and issues a DMA request. However, some peripherals may not issue a DMA request (and therefore will not start the DMA transfer) until certain conditions exist. In these cases, a combination of different DMA modes and procedures may need to be applied to initiate the DMA transfer.

38.7.1 Starting DMA with the Serial Peripheral Interface (SPI)

Starting the DMA transfer to/from the SPI peripheral depends upon SPI data direction and Slave or Master mode:

• Tx only in Master mode

In this configuration, no DMA request is issued until the first block of SPI data is sent. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of the DMA.

• Rx only in Master mode

In this configuration, no DMA request is issued until the first block of SPI data is received. However, in Master mode, no data is received until SPI transmits first. To initiate DMA transfers, the user application must use DMA Null Data Write mode, and start DMA Manual Transfer mode.

Rx and Tx in Master mode

In this configuration, no DMA request is issued until the first block of SPI data is received. However, in Master mode, no data is received until the SPI transmits it. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of the DMA.

• Tx only in Slave mode

In this configuration, no DMA request is issued until the first block of SPI data is received. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of the DMA.

Rx only in Slave mode

This configuration generates a DMA request as soon as the first SPI data has arrived, so no special steps need to be taken by the user to initiate DMA transfer.

• Rx and Tx in Slave mode

In this configuration, no DMA request is issued until the first SPI data block is received. To initiate DMA transfers, the user application must first send data utilizing the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of the DMA.

38.7.2 Starting DMA with the UART

The UART receiver issues a DMA request as soon as data is received. No special steps need to be taken by the user application to initiate DMA transfer. The UART transmitter issues a DMA request as soon as the UART and transmitter are enabled. This means that the DMA channel and buffers must be initialized and enabled before the UART and transmitter.

Ensure that the UART is configured as described in **38.5.2** "**Peripheral Configuration Setup**" (Table 38-2).

Alternatively, the UART and UART transmitter can be enabled before the DMA channel is enabled. In this case, the UART transmitter DMA request will be lost, and the user application must issue a DMA request to start DMA transfers by setting the FORCE bit in the DMAxREQ register.

38.8 DMA CHANNEL ARBITRATION AND OVERRUNS

Each DMA channel has a fixed priority. Channel 0 is the highest, and Channel 7 is the lowest. When a DMA transfer is requested by the source, the request is latched by the associated DMA channel. The DMA controller acts as an arbitrator. If no other transfer is underway or pending, the controller grants bus resources to the requesting DMA channel. The DMA controller ensures that the no other DMA channel is granted any resource until the current DMA channel completes its operation.

If multiple DMA requests arrive or are pending, the priority logic within the DMA controller grants resources to the highest priority DMA channel for completing its operation. All other DMA requests remain pending until the selected DMA transfer is complete. If another DMA request arrives while the current DMA transfer is underway, it is also prioritized with any pending DMA requests, ensuring that the highest priority request is always serviced after the current DMA transfer has completed.

Because the DMA channels are prioritized, it is possible that a DMA request will not be immediately serviced and will become pending. The request will remain pending until all higher priority channels have been serviced. If another interrupt arrives before the DMA controller has cleared the original DMA request, and the interrupt is the same type as the pending interrupt, a data overrun will occur.

A data overrun is defined as the condition where new data has arrived in a peripheral data buffer before the DMA could move the prior data. Some DMA-ready peripherals can detect data overruns and issue a CPU interrupt (if the corresponding peripheral error interrupt is enabled), as shown in Table 38-5.

Table 30-5: Overrun Handling	j by DiviA-Ready Peripherals								
DMA-Ready Peripheral	Data Overrun Handling								
Serial Peripheral Interface (SPI)	Data waiting to be moved by the DMA channel is not overwritten by additional incoming data. Subsequent incoming data is lost and the SPI Receive Overflow (SPIROV) bit is set in the SPI Status (SPIxSTAT) register. Also the SPIx fault interrupt is generated if the SPI Error Interrupt Enable (SPIxEIE) bit is set in the Interrupt Enable Control (IECx) register in the interrupt controller.								
UART	Data waiting to be moved by the DMA channel is not overwritten by additional incoming data. Subsequent incoming data is lost and the Overflow Error (OERR) bit is set in the UART Status (UxSTA) register. Also, the UARTx Error interrupt is generated if the UART Error Interrupt Enable (UxEIE) bit is set in the Interrupt Enable Control (IECx) register in the interrupt controller.								
10-bit/12-bit Analog-to-Digital Converter (ADC)	Data waiting to be moved by the DMA channel is overwritten by additional incoming data. The overrun condition is not detected by the ADC.								
Other DMA-Ready Peripherals	No data overrun can occur.								

Table 38-5: Overrun Handling by DMA-Ready Peripherals

Data overruns are only detectable in hardware when the DMA controller is moving data from a peripheral to DPSRAM. DMA data transfers from DPSRAM to a peripheral (based on, for example, a buffer empty interrupt) will always execute. Any consequential DPSRAM data overruns must be detected using software. The duplicate DMA request is ignored and the pending request remains pending. As usual, the DMA channel clears the DMA request when the transfer is eventually completed. If the CPU does not intervene in the meantime, the data transferred will be the latest (overrun) data, and the prior data will be lost.

The user application can handle an overrun error in different ways, depending on the nature of the data source. Data recovery and resynchronization of the DMAC with its data source/sink is a task that is highly application dependent. For streaming data, the application can ignore the lost data. After fixing the source of the problem (if possible), the DMA interrupt handler should attempt to resynchronize the DMAC and the peripheral so that data is again buffered correctly. The user application should react fast enough to prevent any further overruns occurring.

By the time the peripheral overrun interrupt is entered, the pending DMA request will have already moved the overrun data value to the address where the lost data should have gone. That data can be moved to its correct address, and a null data value inserted into the missing data slot. The DPSRAM address of the channel can then be adjusted accordingly. Subsequent DMA requests to the faulted channel then initiate transfers as normal to the corrected DPSRAM address. For applications where the data cannot be lost, the peripheral overrun interrupt will need to abort the current block transfer, reinitialize the DMA channel and request a data resend before it is lost.

38.9 DEBUGGING SUPPORT

To improve user visibility into DMA operation during debugging, the DMA controller includes several status registers that can provide information on which DMA channel executed last (LSTCH<3:0> bits in the DMACS1 register), which DPSRAM address offset it was accessing (DSADR<15:0> bits in the DSADR register), and from which buffer (PPSTx bits in the DMACS1 register).

38.10 DATA WRITE COLLISIONS

The CPU and DMA channel may simultaneously read or read/write to any DPSRAM or DMA-ready peripheral data register. The only constraint is that the CPU and DMA channel should not simultaneously write to the same address. Under normal circumstances, this situation should never arise. However, if for some reason it does, then it will be detected and flagged, and a DMA Fault trap will be initiated. The CPU write will also be allowed to take priority, though that is mainly to provide predictable behavior and is otherwise of little practical consequence.

It is also permissible for the DMA channel to write to a location during the same bus cycle that the CPU is reading it, and vice versa. However, it should be noted that the resultant reads are of the old data, not the data written during that bus cycle. Also note that this situation is considered normal operation and does not result in any special action being taken.

In the event of a simultaneous write to the same DPSRAM address by the CPU and DMA channel, the XWCOLx bit is set in the DMA Controller Status 0 (DMACS0) register. In the event of a simultaneous write to the same peripheral address by the CPU and DMA channel, the PWCOLx bit is set in the DMA Controller Status 0 (DMACS0) register. All collision status flags are logically ORed together to generate a common DMAC Fault trap. The XWCOLx and PWCOLx flags are automatically cleared when the user application clears the DMAC Error Status bit (DMACERR) in the Interrupt Controller (INTCON1) register.

Subsequent DMA requests to a channel that has a write collision error are ignored while the XWCOLx or PWCOLx remain set.

Under write collision conditions, either XWCOLx or PWCOLx could be set due to write collision, but not both. Setting both flags is used as a unique means to flag a rare manual trigger event error without adding more Status bits (see **38.6.10** "**Manual Transfer Mode**").

Example 38-12 illustrates DMA controller trap handling with DMA Channel 0 transferring data from the DPSRAM to the peripheral (UART), and DMA Channel 1 transferring data from the peripheral (ADC) to the DPSRAM.

Example 38-12: DMA Controller Trap Handling

```
void attribute ((interrupt, no auto psv)) DMACError(void)
{
   static unsigned int ErrorLocation;
   // Peripheral Write Collision Error Location
   if(DMACS0 & 0x0100)
    {
       ErrorLocation = DMA0STA;
    1
   // DMA RAM Write Collision Error Location
   if(DMACS0 & 0x0002)
    {
       ErrorLocation = DMA1STA;
    }
   DMACSO = 0;
                                          //Clear Write Collision Flag
   INTCON1bits.DMACERR = 0;
                                          //Clear Trap Flag
```

38.11 OPERATION IN POWER-SAVING MODES

38.11.1 Sleep Mode

The DMA is disabled during the Sleep power-saving mode. Prior to entering Sleep mode, it is recommended (though not essential) that all DMA channels either be allowed to complete the block transfer that is currently underway, or be disabled.

38.11.2 Idle Mode

The DMA is a second bus master within the system and can, therefore, continue to transfer data when the CPU has entered the Idle power-saving mode. Provided the peripheral being serviced by the DMA channel is configured for operation during Idle mode, data may be transferred to and from the peripheral and DPSRAM. When the block transfer is complete, the DMA channel issues an interrupt (if enabled) and wakes up the CPU. The CPU then runs the interrupt service handler.

Each peripheral includes a Stop in Idle control bit. When set, this control bit disables the peripheral while the CPU is in Idle mode. If the DMAC is being used to transfer data in and/or out of the peripheral, engaging the Stop in Idle feature within the peripheral will, in effect, also disable the DMA channel associated with the peripheral.


38.12 **REGISTER MAPS**

Table 38-6 is a map of the registers related to the DMA controller.

Table 38-6: **DMA-Associated Register Map**

·0:		JMA-ASSociated Register Map															
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
0380	CHEN	SIZE	DIR	HALF	NULLW	_	_			AMODE<1:0>MODE<1:0>							0000
0382	FORCE	_	_	—	—	_	_	_	_		•	IR	QSEL<6:0>				0000
0384	STA<15:0>														000		
0386	STB<15:0>														000		
0388	PAD<15:0>													000			
038A													000				
038C	CHEN	SIZE	DIR	HALF	NULLW	_			_		AMODE	<1:0>	—	_	MODE	<1:0>	0000
038E	FORCE	_	—	_	_	_	_	_	_			IR	QSEL<6:0>				0000
0390								STA	<15:0>								0000
0392								STE	<15:0>								0000
0394								PAD	<15:0>								0000
0396	_	_	_	_	_	_					CNT<9	:0>					0000
0398	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	_	AMODE	<1:0>		—	MODE	<1:0>	0000
039A	FORCE	_		_	—	_	_	_	_			IR	QSEL<6:0>				000
039C	STA<15:0>												000				
039E								STE	<15:0>								000
03A0								PAD	<15:0>								000
03A2	_	_	_	_	_	_					CNT<9	:0>					0000
03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	—	_	AMODE	<1:0>	—	—	MODE	<1:0>	0000
03A6	FORCE	_	_	_	_	_	_	_	_			IR	QSEL<6:0>				0000
03A8								STA	<15:0>								0000
03AA								STE	<15:0>								0000
03AC								PAD	<15:0>								0000
03AE		_		—	_						CNT<9	:0>					000
03B0	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	_	AMODE	<1:0>		—	MODE	<1:0>	0000
03B2	FORCE	_	_	_	_	_	_	_	_			IR	QSEL<6:0>				0000
03B4								STA	<15:0>								0000
03B6								STE	<15:0>								0000
03B8	PAD<15:0>										0000						
03BA	_	_	_	_	_	_				CNT<9:0>							0000
03BC	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMODE	<1:0>	—	_	MODE	<1:0>	0000
03BE	FORCE	_	—	—	—	_	—	_	_			IR	QSEL<6:0>				0000
03C0								STA	<15:0>								0000
03C2								STE	<15:0>								0000
03C4								PAD	<15:0>								0000
03C6	CNT<9:0>										0000						
03C8	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—		AMODE	<1:0>	—	—	MODE	<1:0>	0000
					1								QSEL<6:0>				0000
	Addr 0380 0382 0384 0386 0388 0388 0380 0390 0392 0394 0396 0392 0394 0396 0398 0394 0396 0398 0394 0396 0398 0394 0396 0398 0394 0396 0398 0394 0396 0398 0398 0394 0396 0398 0398 0398 0384 0386 0382 0384 0386 0382 0384 0386 0382 0386 0367 0366 0366	Addr Bit 15 0380 CHEN 0382 FORCE 0384 - 0385 CHEN 0386 - 0387 CHEN 0388 - 0388 FORCE 0380 FORCE 0381 FORCE 0390 FORCE 0391 - 0392 - 0393 FORCE 0394 - 0395 - 0396 - 0397 FORCE 0398 CHEN 0394 - 0395 - 0396 FORCE 0340 - 0341 - 0342 - 0343 - 0344 CHEN 0345 - 0346 - 0347 - 0348 - 0348 -	AddrBit 15Bit 140380CHENSIZE0382FORCE0384SIZE0388SIZE0384CHENSIZE0385FORCE0386FORCE0387FORCE0390SIZE03920393CHENSIZE0394039503960397SIZE0398CHENSIZE0394039503960397SIZE039803400341CHENSIZE034203430344CHENSIZE034503460347SIZE034803480349034003410342034303440345034603470348034903400341 <t< td=""><td>Addr Bit 15 Bit 14 Bit 13 0380 CHEN SIZE DIR 0382 FORCE 0384 0384 0384 0386 0388 0384 0385 FORCE 0386 FORCE 0390 0390 0392 0390 0391 0392 0392 0394 FORCE 0340 0340 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 0380 CHEN SIZE DIR HALF 0382 FORCE - - - 0384 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0380 CHEN SIZE DIR HALF NULLW 0382 FORCE 0384 0386 0386 0386 0387 0388 FORCE 0390 0391 0392 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0380 CHEN SIZE DIR HALF NULLW 0382 FORCE - - - - - 0384 - - - - - - - 0384 -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0380 CHEN SIZE DIR HALF NULLW 0384 0384 0384 0384 0385 FORCE 0386 FORCE 0-</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0380 CHEN SIZE DIR HALF NULLW - - - - 0382 FORCE - <td< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0380 CHEN SIZE DIR HALF NULLW — …<</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0380 CHEN SIZE DIR HALF NULLW — … <t< td=""><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE 0382 FORCE - - - - - - AMODE 0384 - - - - - - - AMODE 0386 - - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0390 - - - - - - - - - AMODE 0391 - - - - - - - AMODE 0392 - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE<1.0> 0384 FORCE - - - - - - AMODE<1.0> 0384 - - - - - - - AMODE<1.0> 0384 - - - - - - - - - - R 0384 - - - - - - - - - CNT 9.0> 0386 - - - - - - - R AMODE<1:0> 0390 - - - - - - - CNT 9:0> CNT 9:0> 0394 CHEN SIZE DIR HALF</td><td>Add Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — …<</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — — …</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 14 Bit 3 Bit 2 Bit 14 Bit 14 Bit 3 Bit 3</td><td>Add Bit 13 Bit 13 Bit 12 Bit 14 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7</td></t<></td></td<></td></t<>	Addr Bit 15 Bit 14 Bit 13 0380 CHEN SIZE DIR 0382 FORCE 0384 0384 0384 0386 0388 0384 0385 FORCE 0386 FORCE 0390 0390 0392 0390 0391 0392 0392 0394 FORCE 0340 0340	Addr Bit 15 Bit 14 Bit 13 Bit 12 0380 CHEN SIZE DIR HALF 0382 FORCE - - - 0384	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0380 CHEN SIZE DIR HALF NULLW 0382 FORCE 0384 0386 0386 0386 0387 0388 FORCE 0390 0391 0392	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0380 CHEN SIZE DIR HALF NULLW 0382 FORCE - - - - - 0384 - - - - - - - 0384 -	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0380 CHEN SIZE DIR HALF NULLW 0384 0384 0384 0384 0385 FORCE 0386 FORCE 0-	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0380 CHEN SIZE DIR HALF NULLW - - - - 0382 FORCE - <td< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0380 CHEN SIZE DIR HALF NULLW — …<</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0380 CHEN SIZE DIR HALF NULLW — … <t< td=""><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE 0382 FORCE - - - - - - AMODE 0384 - - - - - - - AMODE 0386 - - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0390 - - - - - - - - - AMODE 0391 - - - - - - - AMODE 0392 - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE<1.0> 0384 FORCE - - - - - - AMODE<1.0> 0384 - - - - - - - AMODE<1.0> 0384 - - - - - - - - - - R 0384 - - - - - - - - - CNT 9.0> 0386 - - - - - - - R AMODE<1:0> 0390 - - - - - - - CNT 9:0> CNT 9:0> 0394 CHEN SIZE DIR HALF</td><td>Add Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — …<</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — — …</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 14 Bit 3 Bit 2 Bit 14 Bit 14 Bit 3 Bit 3</td><td>Add Bit 13 Bit 13 Bit 12 Bit 14 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7</td></t<></td></td<>	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0380 CHEN SIZE DIR HALF NULLW — …<	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0380 CHEN SIZE DIR HALF NULLW — … <t< td=""><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE 0382 FORCE - - - - - - AMODE 0384 - - - - - - - AMODE 0386 - - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0390 - - - - - - - - - AMODE 0391 - - - - - - - AMODE 0392 - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE<1.0> 0384 FORCE - - - - - - AMODE<1.0> 0384 - - - - - - - AMODE<1.0> 0384 - - - - - - - - - - R 0384 - - - - - - - - - CNT 9.0> 0386 - - - - - - - R AMODE<1:0> 0390 - - - - - - - CNT 9:0> CNT 9:0> 0394 CHEN SIZE DIR HALF</td><td>Add Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — …<</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — — …</td><td>Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 14 Bit 3 Bit 2 Bit 14 Bit 14 Bit 3 Bit 3</td><td>Add Bit 13 Bit 13 Bit 12 Bit 14 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7</td></t<>	Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE 0382 FORCE - - - - - - AMODE 0384 - - - - - - - AMODE 0386 - - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0386 FORCE - - - - - - AMODE 0390 - - - - - - - - - AMODE 0391 - - - - - - - AMODE 0392 - - -	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0380 CHEN SIZE DIR HALF NULLW - - - - AMODE<1.0> 0384 FORCE - - - - - - AMODE<1.0> 0384 - - - - - - - AMODE<1.0> 0384 - - - - - - - - - - R 0384 - - - - - - - - - CNT 9.0> 0386 - - - - - - - R AMODE<1:0> 0390 - - - - - - - CNT 9:0> CNT 9:0> 0394 CHEN SIZE DIR HALF	Add Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — …<	Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0380 CHEN SIZE DIR HALF NULLW — — — — AMODE<1.0> — — — — — — — — — — — …	Add Bit 15 Bit 14 Bit 12 Bit 14 Bit 12 Bit 14 Bit 14 Bit 3 Bit 2 Bit 14 Bit 14 Bit 3 Bit 3	Add Bit 13 Bit 13 Bit 12 Bit 14 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7 Bit 8 Bit 7 Bit 7

Section 38. Direct Memory Access (DMA) (Part III)



38.12 REGISTER MAPS

Table 38-6 is a map of the registers related to the DMA controller.

Table 38-6: DMA-Associated Register Map (Continued)

Table 38-	ю.	DIVIA-A	JMA-Associated Register Map (Continued)															
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA6STA	03CC	STA<15:0>														0000		
DMA6STB	03CE		STB<15:0>															0000
DMA6PAD	03D0								PAD	<15:0>								0000
DMA6CNT	03D2	CNT<9:0>													0000			
DMA7CON	03D4	CHEN	CHEN SIZE DIR HALF NULLW — — — — AMODE<1:0> — — MODE<1:0>												0000			
DMA7REQ	03D6	FORCE IRQSEL<6:0> 00														0000		
DMA7STA	03D8	STA<15:0> 00														0000		
DMA7STB	03DA	STB<15:0>														0000		
DMA7PAD	03DC	PAD<15:0> 0														0000		
DMA7CNT	03DE			—			—					CNT<9	:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOLO	0000
DMACS1	03E2	—		—			LSTC	H<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DSAD	R<15:0>								0000
INTCON1	0800	NSTDIS	_	-	-	-	-	—	-	_	—	DMACERR	—	-	_	—	—	0000
IFS0	0084	—	DMA1IF	—		-	—	_	—	—		—	DMA0IF	—	—	—	—	0000
IFS1	0086	—		—		-	—	_	DMA2IF	—		—	_	—	—	—	—	0000
IFS2	8800	_	DMA4IF	-	_	-	-	—	-	_	—	_	DMA3IF	-	_	—	—	0000
IFS3	008A	_	_	DMA5IF	_	-	-	—	-	_	—	_	_	-	_	—	—	0000
IFS4	008C	—		—		-	—	_	—	—		DMA7IF	DMA6IF	—	—	—	—	0000
	0094	_	DMA1IE	-	_	-	-	—	-	_	—	_	DMA0IE	-	_	—	—	0000
IEC1	0096	_	_	-	_	-	-	—	DMA2IE	_	—	_	_	-	_	—	—	0000
IEC2	0098	_	DMA4IE	—	-		-	—	-	—	—	—	DMA3IE	-	_	—	—	0000
IEC3	009A	_	_	DMA5IE	_	-	-	—	-	_	—	_	_	-	_	—	—	0000
IEC4	009C	_	_	-	_	-	-	—	-	_	—	DMA7IE	DMA6IE	-	_	—	—	0000
	00A6	-	_	_	_	-	_	—	-	_	—	_		_	DI	MA0IP<2:0	>	4444
IPC3	00AA		_	_	_	—	[DMA1IP<2:0	>	—	—	_	-	-	—	—	-	4444
IPC6	00B0	_	-	-	-	-	-	—	-	_	—	_	_	-	DMA2IP<2:0>			4444
	00B6	_	_	_	_	_		_	— — — — — — — DMA3IP<2:0>					>	4444			
IPC11	00BA	-	—	_	—	_	[DMA4IP<2:0	>	—	—		-	_	_	—	—	4444
IPC15	00C2	-	—	_	—	_	—	_	_	—		DMA5IP<2:0	>	_	_	—	—	4444
IPC17	00C6	C6 — — — — — — — — — — DMA7IP<2:0> — DMA6IP<2:0>									>	4444						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

38.13 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24H product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Direct Memory Access (DMA) (Part III) controller are:

Title

Application Note #

No related application notes at this time.

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC24H family of devices.

38

38.14 REVISION HISTORY

Revision A (November 2007)

This is the initial release of this document.

Revision B (March 2008)

This revision incorporates the following updates:

- The DMAxPAD Register Values to Write to Peripheral value in Table 38-1 has been updated from 0x0604 (PMDOUT1) to 0x0608 (PMDIN1) for the Peripheral to DMA Association as "PMP PMP Master Data Transfer".
- Replaced the incorrect example reference "example 38.6.8" as Example 38-10.
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.