### Section 63. Configurable Logic Cell (CLC)

**HIGHLIGHTS**

This section of the manual contains the following major topics:

| 63.1 Introduction | ................................................................. | 63-2 |
| 63.2 Registers | ............................................................... | 63-5 |
| 63.3 CLC Setup | ......................................................... | 63-11 |
| 63.4 Input Providers | ....................................................... | 63-11 |
| 63.5 Output | .............................................................. | 63-11 |
| 63.6 Application Logic | .................................................. | 63-13 |
| 63.7 CLC Interrupts | ..................................................... | 63-13 |
| 63.8 Operation in Sleep Mode | ........................................ | 63-14 |
| 63.9 Operation in Idle Mode | ........................................ | 63-14 |
| 63.10 Reset | ............................................................. | 63-14 |
| 63.11 Revision History | ............................................... | 63-15 |
63.1 INTRODUCTION

The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function, and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs since the CLC module can operate outside the limitations of software execution, and supports a vast amount of output designs.

Each of the four independent input provider gates can execute a simple function of application defined inputs to produce a logic function input. A typical input selector configuration, as shown in Figure 63-1, has four inputs selected from the pool of 32 signals.

Figure 63-1: Configurable Logic Cell

![Configurable Logic Cell Diagram]

Note: All configuration bits shown in this figure can be found in the CLCxCONL register.
### Configurable Logic Cell (CLC)

#### Section 63. Configurable Logic Cell

**Figure 63-2: Logic Function Combinatorial Options**

<table>
<thead>
<tr>
<th>AND – OR</th>
<th>OR – XOR</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MODE&lt;2:0&gt; = 000</strong></td>
<td><strong>MODE&lt;2:0&gt; = 001</strong></td>
</tr>
<tr>
<td><img src="image" alt="AND gate diagram" /></td>
<td><img src="image" alt="OR gate diagram" /></td>
</tr>
<tr>
<td><strong>4-Input AND</strong></td>
<td><strong>S-R Latch</strong></td>
</tr>
<tr>
<td><strong>MODE&lt;2:0&gt; = 010</strong></td>
<td><strong>MODE&lt;2:0&gt; = 011</strong></td>
</tr>
<tr>
<td><img src="image" alt="4-input AND gate diagram" /></td>
<td><img src="image" alt="S-R latch diagram" /></td>
</tr>
<tr>
<td><strong>1-Input D Flip-Flop with S and R</strong></td>
<td><strong>2-Input D Flip-Flop with R</strong></td>
</tr>
<tr>
<td><strong>MODE&lt;2:0&gt; = 100</strong></td>
<td><strong>MODE&lt;2:0&gt; = 101</strong></td>
</tr>
<tr>
<td><img src="image" alt="1-input D flip-flop with S and R diagram" /></td>
<td><img src="image" alt="2-input D flip-flop with R diagram" /></td>
</tr>
<tr>
<td><strong>J-K Flip-Flop with R</strong></td>
<td><strong>1-Input Transparent Latch with S and R</strong></td>
</tr>
<tr>
<td><strong>MODE&lt;2:0&gt; = 110</strong></td>
<td><strong>MODE&lt;2:0&gt; = 111</strong></td>
</tr>
<tr>
<td><img src="image" alt="J-K flip-flop with R diagram" /></td>
<td><img src="image" alt="1-input transparent latch with S and R diagram" /></td>
</tr>
</tbody>
</table>

---

© 2012 Microchip Technology Inc.
Figure 63-3: CLC Input Source Selection Diagram

Note: All controls are undefined at power-up.
Section 63. Configurable Logic Cell

63.2 REGISTERS

The CLC module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLC Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLC Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables.

The CLC Input Data Selection register (CLCxSEL) allows the user to select one out of eight input signals for each of the four data selection multiplexers pictured inside the dotted line in Figure 63-3. The output of each of the four data selection multiplexers is connected to the inputs of the logic function selected by the MODE<2:0> bits (CLCxCONL<2:0>), see Figure 63-2.

The CLC Source Enable registers (CLCxGLSL and CLCxGLSH) allow the user to create any four variable boolean expressions from the four input data sources configured by CLCxSEL. Both the true and complimentary values for each of the four signals, chosen by the Data Selection register (CLCxSEL), are available to the sum-of-products circuit pictured in the data gate in Figure 63-3.

Register 63-1: CLCxCONL: Configurable Logic Cell Control Register (Low)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>INTP</td>
<td>INTP</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as ‘0’
-n = Value at POR  ‘1’ = Bit is set  ‘0’ = Bit is cleared  x = Bit is unknown

bit 15  **LCEN**: Configurable Logic Cell Enable bit
1 = Configurable Logic Cell is enabled and mixing input signals
0 = Configurable Logic Cell is disabled and has logic zero outputs

bit 14-12 **Unimplemented**: Read as ‘0’

bit 11  **INTP**: Configurable Logic Cell Positive Edge Interrupt Enable bit
1 = Interrupt will be generated when a rising edge occurs on LCOUT
0 = Interrupt will not be generated

bit 10  **INTN**: Configurable Logic Cell Negative Edge Interrupt Enable bit
1 = Interrupt will be generated when a falling edge occurs on LCOUT
0 = Interrupt will not be generated

bit 9-8 **Unimplemented**: Read as ‘0’

bit 7  **LCOE**: Configurable Logic Cell Port Enable bit
1 = Configurable Logic Cell port pin output is enabled
0 = Configurable Logic Cell port pin output is disabled

bit 6  **LCOUT**: Configurable Logic Cell Data Output Status bit
1 = Configurable Logic Cell output high
0 = Configurable Logic Cell output low
Register 63-1:  CLCxCONL: Configurable Logic Cell Control Register (Low) (Continued)

bit 5  LCPOL: Configurable Logic Cell Output Polarity Control bit
        1 = The output of the module is inverted
        0 = The output of the module is not inverted

bit 4-3  Unimplemented: Read as ‘0’

bit 2-0  MODE<2:0>: Configurable Logic Cell Mode bits
        111 = Cell is 1-input transparent latch with S and R
        110 = Cell is JK flip-flop with R
        101 = Cell is 2-input D flip-flop with R
        100 = Cell is 1-input D flip-flop with S and R
        011 = Cell is SR latch
        010 = Cell is 4-input AND
        001 = Cell is OR-XOR
        000 = Cell is AND-OR

Register 63-2:  CLCxCONH: Configurable Logic Cell Control Register (High)

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit   W = Writable bit   U = Unimplemented bit, read as ‘0’
-n = Value at POR   '1' = Bit is set   '0' = Bit is cleared   x = Bit is unknown

bit 15-4  Unimplemented: Read as ‘0’

bit 3  G4POL: Gate 4 Polarity Control bit
        1 = The output of Gate 4 logic is inverted when applied to the logic cell
        0 = The output of Gate 4 logic is not inverted

bit 2  G3POL: Gate 3 Polarity Control bit
        1 = The output of Gate 3 logic is inverted when applied to the logic cell
        0 = The output of Gate 3 logic is not inverted

bit 1  G2POL: Gate 2 Polarity Control bit
        1 = The output of Gate 2 logic is inverted when applied to the logic cell
        0 = The output of Gate 2 logic is not inverted

bit 0  G1POL: Gate 1 Polarity Control bit
        1 = The output of Gate 1 logic is inverted when applied to the logic cell
        0 = The output of Gate 1 logic is not inverted
## Register 63-3: CLCxSEL: Configurable Logic Cell Input MUX Select Register

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 14-12</th>
<th>bit 11</th>
<th>bit 10-8</th>
<th>bit 7</th>
<th>bit 6-4</th>
<th>bit 3</th>
<th>bit 2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>---</td>
<td>DS42</td>
<td>DS41</td>
<td>DS40</td>
<td>---</td>
<td>DS32</td>
<td>DS31</td>
<td>DS30</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-’ = Value at POR
- ‘x’ = Bit is unknown
- `'1'` = Bit is set
- `'0'` = Bit is cleared

- **bit 15** - **Unimplemented**: Read as ‘0’
- **bit 14-12** - **DS4<2:0>:** Data Selection MUX 4 Signal Selection bits
  - ‘x’ = Device-specific; refer to the device data sheet for gate-select mapping for MUX 4
- **bit 11** - **Unimplemented**: Read as ‘0’
- **bit 10-8** - **DS3<2:0>:** Data Selection MUX 3 Signal Selection bits
  - ‘x’ = Device-specific; refer to the device data sheet for gate-select mapping for MUX 3
- **bit 7** - **Unimplemented**: Read as ‘0’
- **bit 6-4** - **DS2<2:0>:** Data Selection MUX 2 Signal Selection bits
  - ‘x’ = Device-specific; refer to the device data sheet for gate-select mapping for MUX 2
- **bit 3** - **Unimplemented**: Read as ‘0’
- **bit 2-0** - **DS1<2:0>:** Data Selection MUX 1 Signal Selection bits
  - ‘x’ = Device-specific; refer to the device data sheet for gate-select mapping for MUX 1
Register 63-4: CLCxGLSL: Configurable Logic Cell Source Enable Register (Low)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>G2D4T</td>
<td>G2D4N</td>
<td>G2D3T</td>
<td>G2D3N</td>
<td>G2D2T</td>
<td>G2D2N</td>
<td>G2D1T</td>
<td>G2D1N</td>
</tr>
</tbody>
</table>

bit 15

Legend:
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as ‘0’
-n = Value at POR  ‘1’ = Bit is set  ‘0’ = Bit is cleared  x = Bit is unknown

- bit 15 G2D4T: Gate 2 Data 4 True Enable bit
  1 = The Data 4 (non-inverted) signal is enabled for Gate 2
  0 = The Data 4 (non-inverted) signal is disabled for Gate 2

- bit 14 G2D4N: Gate 2 Data 4 Negated Enable bit
  1 = The Data 4 (inverted) signal is enabled for Gate 2
  0 = The Data 4 (inverted) signal is disabled for Gate 2

- bit 13 G2D3T: Gate 2 Data 3 True Enable bit
  1 = The Data 3 (non-inverted) signal is enabled for Gate 2
  0 = The Data 3 (non-inverted) signal is disabled for Gate 2

- bit 12 G2D3N: Gate 2 Data 3 Negated Enable bit
  1 = The Data 3 (inverted) signal is enabled for Gate 2
  0 = The Data 3 (inverted) signal is disabled for Gate 2

- bit 11 G2D2T: Gate 2 Data 2 True Enable bit
  1 = The Data 2 (non-inverted) signal is enabled for Gate 2
  0 = The Data 2 (non-inverted) signal is disabled for Gate 2

- bit 10 G2D2N: Gate 2 Data 2 Negated Enable bit
  1 = The Data 2 (inverted) signal is enabled for Gate 2
  0 = The Data 2 (inverted) signal is disabled for Gate 2

- bit 9 G2D1T: Gate 2 Data 1 True Enable bit
  1 = The Data 1 (non-inverted) signal is enabled for Gate 2
  0 = The Data 1 (non-inverted) signal is disabled for Gate 2

- bit 8 G2D1N: Gate 2 Data 1 Negated Enable bit
  1 = The Data 1 (inverted) signal is enabled for Gate 2
  0 = The Data 1 (inverted) signal is disabled for Gate 2

- bit 7 G1D4T: Gate 1 Data 4 True Enable bit
  1 = The input_src4 (non-inverted) signal is enabled Gate 1
  0 = The input_src4 (non-inverted) signal is disabled for Gate 1

- bit 6 G1D4N: Gate 1 Data 4 Negated Enable bit
  1 = The Data 4 (inverted) signal is enabled for Gate 1
  0 = The Data 4 (inverted) signal is disabled for Gate 1

- bit 5 G1D3T: Gate 1 Data 3 True Enable bit
  1 = The Data 3 (non-inverted) signal is enabled for Gate 1
  0 = The Data 3 (non-inverted) signal is disabled for Gate 1

- bit 4 G1D3N: Gate 1 Data 3 Negated Enable bit
  1 = The Data 3 (inverted) signal is enabled for Gate 1
  0 = The Data 3 (inverted) signal is disabled for Gate 1
**Section 63. Configurable Logic Cell**

Register 63-4:  CLCxGLSL: Configurable Logic Cell Source Enable Register (Low) (Continued)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Enable Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>G1D2T: Gate 1 Data 2 True Enable bit</td>
<td>1 = The Data 2 (non-inverted) signal is enabled for Gate 1, 0 = The Data 2 (non-inverted) signal is disabled for Gate 1</td>
</tr>
<tr>
<td>2</td>
<td>G1D2N: Gate 1 Data 2 Negated Enable bit</td>
<td>1 = The Data 2 (inverted) signal is enabled for Gate 1, 0 = The Data 2 (inverted) signal is disabled for Gate 1</td>
</tr>
<tr>
<td>1</td>
<td>G1D1T: Gate 1 Data 1 True Enable bit</td>
<td>1 = The Data 1 (non-inverted) signal is enabled for Gate 1, 0 = The Data 1 (non-inverted) signal is disabled for Gate 1</td>
</tr>
<tr>
<td>0</td>
<td>G1D1N: Gate 1 Data 1 Negated Enable bit</td>
<td>1 = The Data 1 (inverted) signal is enabled for Gate 1, 0 = The Data 1 (inverted) signal is disabled for Gate 1</td>
</tr>
</tbody>
</table>

Register 63-5:  CLCxGLSH: Configurable Logic Cell Source Enable Register (High)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Enable Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>G4D4T: Gate 4 Data 4 True Enable bit</td>
<td>1 = The Data 4 (non-inverted) signal is enabled for Gate 4, 0 = The Data 4 (non-inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>14</td>
<td>G4D4N: Gate 4 Data 4 Negated Enable bit</td>
<td>1 = The Data 4 (inverted) signal is enabled for Gate 4, 0 = The Data 4 (inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>13</td>
<td>G4D3T: Gate 4 Data 3 True Enable bit</td>
<td>1 = The Data 3 (non-inverted) signal is enabled for Gate 4, 0 = The Data 3 (non-inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>12</td>
<td>G4D3N: Gate 4 Data 3 Negated Enable bit</td>
<td>1 = The Data 3 (inverted) signal is enabled for Gate 4, 0 = The Data 3 (inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>11</td>
<td>G4D2T: Gate 4 Data 2 True Enable bit</td>
<td>1 = The Data 2 (non-inverted) signal is enabled for Gate 4, 0 = The Data 2 (non-inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>10</td>
<td>G4D2N: Gate 4 Data 2 Negated Enable bit</td>
<td>1 = The Data 2 (inverted) signal is enabled for Gate 4, 0 = The Data 2 (inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>9</td>
<td>G4D1T: Gate 4 Data 1 True Enable bit</td>
<td>1 = The Data 1 (non-inverted) signal is enabled for Gate 4, 0 = The Data 1 (non-inverted) signal is disabled for Gate 4</td>
</tr>
</tbody>
</table>

**Legend:**
- **R**: Readable bit
- **W**: Writable bit
- **U**: Unimplemented bit, read as '0'
- **-n**: Value at POR
- **'1'**: Bit is set
- **'0'**: Bit is cleared
- **x**: Bit is unknown
### Register 63-5: `CLCxGLSH`: Configurable Logic Cell Source Enable Register (High) (Continued)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td><code>G4D1N</code>: Gate 4 Data 1 Negated Enable bit</td>
<td>1 = The Data 1 (inverted) signal is enabled for Gate 4</td>
<td>0 = The Data 1 (inverted) signal is disabled for Gate 4</td>
</tr>
<tr>
<td>7</td>
<td><code>G3D4T</code>: Gate 3 Data 4 True Enable bit</td>
<td>1 = The Data 4 (non-inverted) signal is enabled Gate 3</td>
<td>0 = The Data 4 (non-inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>6</td>
<td><code>G3D4N</code>: Gate 3 Data 4 Negated Enable bit</td>
<td>1 = The Data 4 (inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 4 (inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>5</td>
<td><code>G3D3T</code>: Gate 3 Data 3 True Enable bit</td>
<td>1 = The Data 3 (non-inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 3 (non-inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>4</td>
<td><code>G3D3N</code>: Gate 3 Data 3 Negated Enable bit</td>
<td>1 = The Data 3 (inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 3 (inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>3</td>
<td><code>G3D2T</code>: Gate 3 Data 2 True Enable bit</td>
<td>1 = The Data 2 (non-inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 2 (non-inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>2</td>
<td><code>G3D2N</code>: Gate 3 Data 2 Negated Enable bit</td>
<td>1 = The Data 2 (inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 2 (inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>1</td>
<td><code>G3D1T</code>: Gate 3 Data 1 True Enable bit</td>
<td>1 = The Data 1 (non-inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 1 (non-inverted) signal is disabled for Gate 3</td>
</tr>
<tr>
<td>0</td>
<td><code>G3D1N</code>: Gate 3 Data 1 Negated Enable bit</td>
<td>1 = The Data 1 (inverted) signal is enabled for Gate 3</td>
<td>0 = The Data 1 (inverted) signal is disabled for Gate 3</td>
</tr>
</tbody>
</table>
63.3 CLC SETUP

CLCxCONL selects the logic function and determines and controls the I/O pin. CLCxCONH controls output signal polarity. LCEN (CLCxCONL<15>) must be set for the CLC to operate. All registers can be programmed while ON is clear. Both LCEN and LCOE (CLCxCONL<7>) must be set for the module to control the CLCxOUT pin (the I/O pin must be configured as a digital output for CLCxOUT to be present and the presence of the signal is subject to peripherals of higher priority).

The LCOUT bit is read-only and reflects the status of the logic cell output. The logic cell output is driven to an I/O pin when LCOE = 1. When set, the CLC requests control of an I/O pin. When cleared, the logic cell output is kept internal to the microcontroller.

The MODE<2:0> bits (CLCxCONL<2:0>) set the functional behavior of the logic cell. There are four combinatorial options and four state options, as shown in Figure 63-2 and Figure 63-3. When the MODE<2:0> bits are changed, the value of the state register remains the same, provided LE, R or S do not force a change.

Three of the state options define Input Gate 1 as a rising edge clock, with the traditional meanings of D and JK flip-flops. The 4th state option, MODE<2:0> bits = 111, is a transparent latch; Q follows D when LE is true; Q holds state when LE is false.

For options with both S (Set) and R (Reset) inputs, the output changes asynchronously to the clock when S or R is a logic '1'; R is dominant. The R and S inputs to the combinatorial RS latch, MODE<2:0> = 011, do not affect the value of the state register (1xx). Options drawn with an unconnected S input have S tied to an inactive state.

The final polarity of the CLC module output is controlled by LCPOL (CLCxCONL<5>). The output is inverted when LCPOL = 1 and uninverted when LCPOL = 0. The GxPOL bits (CLCxCONH<3:0>) control the polarity of the logic function inputs.

INTP and INTN (CLCxCONL<11:10>) enable interrupts on the rising and falling edge of the CLC output.

The CLCxSEL (Register 63-3) register controls which input signals are routed to the input bus of Figure 63-3. Both the True (T) and Negated (N) values are made available in the data bus.

The CLCxGLSL (Register 63-4) and CLCxGLSH (Register 63-5) registers select which signals from the data bus are applied to the input OR gates. True and Negated inputs are separately enabled; enabling both is not recommended.

63.4 INPUT PROVIDERS

Each logic cell in the CLC takes four inputs, one from each of the four data gates. Each data gate is connected to eight input sources. The data gate allows the selection between the inverted or non-inverted polarity of each input source. Input sources available for use with the CLC vary by device. Refer to the specific device data sheet for available options.

63.4.1 Source Multiplexers

The module has four input source multiplexers. Multiplexer inputs are selected by setting control bits in the CLCxSEL register to define the data source selected through each of four data selection multiplexers. Each of the four data selection multiplexers feeds one of the four logic function input gates, shown in Figure 63-2. The module has an internal data bus created from the output of each input source multiplexer (see Figure 63-3). The data bus has both True (T) and Negated (N) versions of each selected input source. Therefore, up to eight signals are available on the internal data bus to connect to the input gates of the logic function.
63.4.2 Logic Input Gates

Four logic input gates are used to route input sources from the data selection multiplexers into the four logic function inputs. The True and Negated forms of each input source signal are available for use by each logic gate. The input signal sources are enabled for use by each logic function input using the CLCxGLS registers. There are up to eight signals that can be enabled for use by each logic function input. Any number of the eight signal sources may be enabled for each of the four logic function inputs. Each logic gate provides a logical OR of the input signals. The selected (True or Negated) signals are OR'd to form the gate output data. The logical NAND is obtained by changing the output polarity with the GxPOL bits. If the logical AND is required instead, select negated inputs and invert the output polarity, according to DeMorgan’s theorem. If all inputs are negated and applied to a NOR, the result is identical to an AND operation. Written algebraically:

\[ C = A \text{ AND } B \]

is the same as:

\[ C = \text{NOT}(\text{NOT}(A) \text{ OR NOT}(B)). \]

Table 63-1 summarizes the basic functions that can be obtained by using the gate control bits. The table shows the use of all four input multiplexer sources, but the input gates can be configured to use less. If no inputs are selected (CLCxGLS = 0x00), the output will be zero or one, depending on the GxPOL bits.

<table>
<thead>
<tr>
<th>CLCxGLS</th>
<th>GxPOL Bits</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAAAAA</td>
<td>0</td>
<td>OR (D1,D2,D3,D4)</td>
</tr>
<tr>
<td>0xAAAAA</td>
<td>1</td>
<td>NOR (D1,D2,D3,D4)</td>
</tr>
<tr>
<td>0x5555</td>
<td>0</td>
<td>NAND (D1,D2,D3,D4)</td>
</tr>
<tr>
<td>0x5555</td>
<td>1</td>
<td>AND (D1,D2,D3,D4)</td>
</tr>
<tr>
<td>0x0000</td>
<td>0</td>
<td>Logic '0'</td>
</tr>
<tr>
<td>0x0000</td>
<td>1</td>
<td>Logic '1'</td>
</tr>
</tbody>
</table>

It is possible, but not recommended, to select both the True and Negated values of an input. When this is done, the gate output is one, regardless of the other inputs (1 = D OR NOT(D)), but may emit logic glitches (transient-induced pulses). If the output of a gate must be zero or one, the recommended method is to set all of the bits related to that gate in CLCxGLS to zero and use the Gate Polarity bit, GxPOL, to set the desired level.

63.4.3 Logic Function

There are eight available logic functions, including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- Transparent Latch with Set and Reset

Logic functions are shown in Figure 63-2. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin and back to the CLC.

63.4.4 Software Inputs

The gate data input to the logic function can be directly controlled by software by setting all of the CLCxGLSGLSL/H bits associated with the logic gate to ‘0’, and writing to the appropriate GxPOL bit (see Table 63-1). The gate output will be equal to the value of the GxPOL bit.
63.5 OUTPUT

LCOUT (CLCxCONL<6>) is the logic cell output and is routed to the I/O port pin or to other modules within the device. In all cases, the signal value is taken after the LCPOL inverter. To observe this output on an I/O pin, the user will need to set LCOE (CLCxCONL<7>).

63.6 APPLICATION LOGIC

The CLC provides both combinatorial (see Figure 63-2) and state (see Figure 63-3) logic function options. The outputs of the input gates are applied to the logic function. If CLCxGLS = 0x00, the function receives a logic ‘0’ when the GxPOL bits (CLCxCONH<3:0>) are clear or a logic ‘1’ when the GxPOL bits are set.

63.6.1 Combinatorial Logic

The combinatorial functions, shown in Figure 63-2, build on the AND/OR logic of the input gate. The 4-input AND can provide an OR function by inverting the inputs and outputs using DeMorgan’s theorem. Inverting the output of the XOR is the same as inverting one input (but not both).

The SR function (MODE<2:0> = 011) is not affected when LCEN (CLCxCONL<15>) is cleared, as is the case with the state logic register. The latch is Reset-dominant, meaning that the Reset signal takes precedent over any Set signal that may be present.

63.6.2 State Logic

The state functions of Figure 63-3 include both D and JK flip-flops with asynchronous Set (S) and Reset (R). Input Gate 1 provides a rising edge clock. If a falling edge clock is required, Gate 1 can be inverted in the gate logic (G1POL). Input Gate 2, and sometimes also Gate 4, provide data to the register or latch input(s). When operating in Transparent Latch mode (MODE<2:0> = 111), the output, Q, follows D while LE is high and holds state while LE is low.

The various modes may or may not share state memory and switching modes may or may not change the state of the state variable. For all modes, the register is Reset-dominant.

63.7 CLC INTERRUPTS

The CLC module has two types of interrupts that can be enabled: rising edge interrupt events and falling edge interrupt events. These events are enabled by the INTP (CLCxCONL<11>) and INTN (CLCxCONL<10>) control bits, respectively.

A valid occurrence of either interrupt will set the interrupt flag, CLCIF. This will occur when the module is enabled (LCEN = 1) and either a rising edge output occurs when INTP = 1, or a falling edge event occurs when INTN = 1.

If the initial output state of the CLC logic is ‘1’ and INTP = 1, an interrupt will be generated when LCEN is set to ‘1’. Likewise, an interrupt will be generated if the initial output state of the CLC is ‘0’ and INTN = 1. These conditions must be detected and cleared in software. Similarly, a false interrupt could be generated if INTP or INTN is set while the CLC module is enabled.

The user should be sure to clear any spurious interrupt events that may occur in the initialization process of the CLC module.

If the CLCIE bit is cleared, an interrupt will not be generated. However, the CLCIF bit will still be set if an interrupt condition occurs. The user can clear the interrupt in the Interrupt Service Routine (ISR) by clearing CLCIF. See Section 8. “Interrupts” (DS39707) for more information.
63.8 OPERATION IN SLEEP MODE

The CLC module is not affected by Sleep mode, since it does not rely on system clock sources for operation. However, some input sources might be disabled during Sleep, so the function could be disrupted. If the source continues to operate, so will the module. Refer to the specific device data sheet for more information.

63.9 OPERATION IN IDLE MODE

The CLC module is not affected by Idle mode, since it does not rely on system clock sources for operation. However, some input sources might be disabled during Idle and the function could be disrupted. If the sources continues to operate, so will the module. Refer to the specific device data sheet for more information.

63.10 RESET

When the LCEN bit is written to '0', the output of all state logic functions will be reset to '0'. A system Reset returns the CLCxCONL, CLCxCONH, CLCxSEL, CLCxGLSL and CLCxGLSH registers to the default state and disables the module.

Asserting a device Reset returns all bits in the module registers to the default state. The output of all logic functions is '0' after a Reset; this includes both latch and flip-flop functions. When a device Reset is asserted, LCEN = 0 (CLCxCONL<15>), the state logic is reset and the output of the logic function is forced low.
63.11 REVISION HISTORY

Revision A (December 2012)

This is the initial released revision of this document.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELoQ, KEELoQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC32® logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, Hi-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.
ISBN: 978-1-62076-727-6

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeelOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC
Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

Worldwide Sales and Service

11/29/12