

# Section 59. General Purpose 8/16-Bit Timers

### HIGHLIGHTS

This section of the manual contains the following major topics:

59.2       Timer2 Module       59-3         59.3       Timer3 Module       59-6         59.4       Operation During Sleep/Idle Modes       59-15         59.5       Effects of a Reset       59-15         59.6       Register Maps       59-16         59.7       Related Application Notes       59-17         59.8       Revision History       59-18	59.1	Introduction	
59.4Operation During Sleep/Idle Modes.59-1559.5Effects of a Reset.59-1559.6Register Maps.59-1659.7Related Application Notes.59-17	59.2	Timer2 Module	
59.5         Effects of a Reset	59.3	Timer3 Module	
59.6Register Maps59-1659.7Related Application Notes59-17	59.4	Operation During Sleep/Idle Modes	
59.7 Related Application Notes	59.5	Effects of a Reset	
	59.6	Register Maps	
59.8 Revision History	59.7	Related Application Notes	
	59.8	Revision History	

59

## 59.1 INTRODUCTION

PIC24F devices that use the MSSP and CCP/ECCP modules require dedicated 8-bit timers for the proper operation of these peripherals. To accomplish this, these devices replace many of the standard PIC24 16-bit timers with two or more 8-bit and 8/16-bit timers. These timers are substantially identical to those offered in PIC18 microcontrollers.

The 8-bit and 8/16-bit timers are instantiated in a specific manner. Even numbered timers (Timer2, Timer4, etc.) are simple 8-bit timers with programmable period registers; these are used as a clock source for the MSSP modules and the PWM mode of the CCP/ECCP modules. Odd numbered modules, above Timer1 (Timer3, Timer5, etc.), are 8/16-bit timers with user-configurable gating features, which are used for CCP/ECCP Capture and Compare modes. All even numbered timers are essentially identical to each other and all odd numbered timers are essentially identical to each other impression of the same type are noted in the following sections.

Note:	All PIC24F devices require at least one standard 16-bit timer to maintain compatibil-
	ity with other PIC24 family peripherals. For devices with multiple types of timers,
	Timer1 is always a standard PIC24 16-bit ("Type A") timer. Timer1 is NOT available
	for use with MSSP or CCP/ECCP modules.
	See Section 14.0 "Timers" (DS39704) for a complete description of the module.


The timers are individually described in the following sections. For clarity, "Timer2" is used generically to describe all even numbered (8-bit) timers, and "Timer3" is used generically to describe all odd numbered (8/16-bit) timers. References to other timer numbers (e.g., Timer4) are used to indicate additional features implemented in only certain timers and not generically in all timers.

# 59.2 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-Bit Timer and Period Registers (TMR2 and PR2, respectively)
- Readable and Writable (both registers)
- Software Programmable Prescaler (1:1, 1:4 and 1:16)
- Software Programmable Postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 Match
- Optional Use as the Shift Clock for the MSSP Modules
- A simplified block diagram of the module is shown in Figure 59-1.

Figure 59-1: Timer2 Block Diagram



59

#### 59.2.1 Registers

The Timer2 module uses three register: T2CON, TMR2 and PR2.

The module is controlled entirely through the T2CON register (Register 59-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

The TMR2 and PR2 registers contain the 8-bit timer/counter and 8-bit period register values, respectively. The values for TMR2 and PR2 are stored in the lower byte of the word-wide registers.

Register 59-1: T2CON: Timer2 Control Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS<3:0>: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	10 = Prescaler is 16

### 59.2.2 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/2). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 59.2.3 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR))

TMR2 is not cleared when T2CON is written.

#### 59.2.3 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 Match Interrupt Flag, which is latched in T2IF. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, T2IE.

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the Timer2 Output Postscale Select bits, T2OUTPS<3:0> (T2CON<6:3>).

### 59.2.4 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in the *"PIC24F Family Reference Manual"*, **Section 58. "Master Synchronous Serial Port (MSSP)"** (DS30627).

#### 59.2.5 Timer Match Gate Operation

For even numbered timer modules, a TMR-to-PR register match event results in a low-to-high pulse that can serve as a gate signal to Timer3 (or other odd numbered timers). The gate pulse is generated on the very next cycle after the match, as the TMR register is reset to 00h. See **Section 59.3.5** "Timer3 Gates" for more information.

When more than one of the 8-bit timers is instantiated (e.g., Timer4, etc.), the higher numbered timers are usually equipped with the Match Gate feature. However, the Match Gate feature may be incorporated on any even numbered timer, including Timer2. Refer to the specific device data sheet for implementation details.

# 59.3 TIMER3 MODULE


The Timer3 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- One 16-bit readable and writable Timer Value register
- · Selectable clock source (internal or external) with device clock or SOSC/LPRC options
- Interrupt-on-overflow
- Multiple timer gating options, including:
  - User-selectable gate sources and polarity
  - Gate toggle operation
  - Single Pulse (One-Shot) mode
- Module Reset on ECCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 59-2.

The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.





#### 59.3.1 Registers

The Timer3 module uses three registers: T3CON, T3GCON and TMR3.

The Timer3 module is controlled through the T3CON register (Register 59-2), which also selects the clock source options for the ECCP modules. The T3GCON register (Register 59-3) controls the timer's gating options.

The TMR3 register is the 16-Bit Timer/Counter Value register. Although the upper and lower bytes are read and written to differently, the entire value is stored in a single Word-Wide register.

Register 59-2:	T3CON: Timer3 Control Register
----------------	--------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	—	_	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	T3OSCEN	T3SYNC	—	TMR3ON			
bit 7							bit C			
Legend:										
R = Readat	ole bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value a		(1) = Bit is set		'0' = Bit is clea		x = Bit is unk	nown			
				0 2000 0000						
bit 15-8	Unimplemen	ted: Read as '0	,							
bit 7-6	-	>: Clock Sourc								
	11 = Low-Pov	11 = Low-Power RC oscillator (LPRC)								
		10 = External clock source (selected by T3CON<3>)								
		on clock (Fosc/	2)							
	-	clock (Fosc) <sup>(1)</sup>								
bit 5-4	T3CKPS<1:0	: Timer3 Input	Clock Presca	le Select bits						
	11 = 1:8 Pres									
	10 = 1:4 Pres									
	01 = 1:2 Pres 00 = 1:1 Pres									
hit 0			- noblo bit							
bit 3		imer Oscillator E								
		econdary) Oscil ital input pin is ι			rce					
bit 2		ernal Clock Inp								
DILZ		•	ut Synchroniza	alion Control Dit						
		$\frac{CS<1:0>=10:}{CS<1:0>=10:}$	nal clock innu	+						
	<ul> <li>1 = Do not synchronize external clock input</li> <li>0 = Synchronize external clock input</li> </ul>									
	•	CS < 1:0 > = 0x:	an input							
		ored; Timer3 us	es the interna	l clock.						
bit 1		ted: Read as '0								
bit 0	TMR3ON: Tir	ner On bit								
	1 = Enables t	imer								

**Note 1:** The FOSC clock source should not be selected if the timer will be used with the ECCP capture or compare features.

59

						U-0			
_	_	—	—		_	_			
						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0			
T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0			
						bit (			
e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
POR	'1' = Bit is set		-			own			
Unimplemen	ted: Read as '	0'							
TMR3GE: Tin	ner Gate Enabl	e bit							
If TMR3ON =	<u>0:</u>								
This bit is ignored.									
$\frac{\text{If TMR3ON} = 1}{2}$									
				n					
	•	(Timer3 count	s when the gate	e is high)					
<b>T3GTM:</b> Gate Toggle Mode bit									
0 = Timer Gate Toggle mode is disabled and toggle flip-flop is cleared									
-			-						
				olling Timerx g	ate				
T3GGO/T3D	<b>DNE</b> : Timer Ga	te Single Pulse	e Acquisition Sta	atus bit					
1 = Timer gate single pulse acquisition is ready, waiting for an edge									
0 = Timer gate single pulse acquisition has completed or has not been started									
-									
<b>T3GVAL:</b> Timer Gate Current State bit									
		the timer gate	inat could be pro	DVIDED to TIMIR	3. It is unaffecte	d by the Time			
T3GSS<1:0>	: Timer Gate S	ource Select bi	its						
	motop DD0 or	IT DI IT							
	e bit POR Unimplemen TMR3GE: Tir If TMR3ON = This bit is igno If TMR3ON = 1 = Timer cou 0 = Timer cou 0 = Timer cou 0 = Timer cou T3GPOL: Ga 1 = Timer gat 0 = Timer gat 0 = Timer Ga 0 = Timer Ga T3GSPM: Tin 1 = Timer Ga 0 = Timer Ga T3GGO/T3DO 1 = Timer ga 0 = Timer ga T3GGO/T3DO 1 = Timer ga 0 = Timer ga Tins bit is aut T3GVAL: Tim Indicates the Gate Enable T3GSS<1:0> 11 = Compar 10 = Compar	T3GPOL       T3GTM         e bit       W = Writable         POR       '1' = Bit is set         Unimplemented: Read as 'n         TMR3GE: Timer Gate Enable         If TMR3ON = 0:         This bit is ignored.         If TMR3ON = 1:         1 = Timer counting is control         0 = Timer counts regardless         T3GPOL: Gate Polarity bit         1 = Timer gate is active-high         0 = Timer gate is active-low         T3GTM: Gate Toggle Mode         1 = Timer Gate Toggle mod         0 = Timer Gate Toggle mod         0 = Timer Gate Toggle mod         1 = Timer Gate Single         1 = Timer Gate Single Pulse         0 = Timer gate single pulse         1 = Timer gate single pulse         0 = Timer gate single pulse         T3GGO/T3DONE: Timer Gate         1 = Timer gate single pulse         T3GVAL: Timer Gate Currer         Indicates the current state of         Gate Enable bit (TMR3GE).         T3GSS<1:0>: Timer Gate S         11 = Comparator 2 output         10 = Comparator 1 output	T3GPOL       T3GTM       T3GSPM         e bit       W = Writable bit         POR       '1' = Bit is set         Unimplemented: Read as '0'         TMR3GE: Timer Gate Enable bit         If TMR3ON = 0:         This bit is ignored.         If TMR3ON = 1:         1 = Timer counting is controlled by the Time         0 = Timer counts regardless of the Timer3 or         T3GPOL: Gate Polarity bit         1 = Timer gate is active-high (Timer3 counts)         0 = Timer gate is active-low (Timer3 counts)         T3GTM: Gate Toggle Mode bit         1 = Timer Gate Toggle mode is enabled.         0 = Timer Gate Toggle mode is disabled at         Timer3 gate flip-flop toggles on every rising         T3GSPM: Timer Gate Single Pulse Mode to         1 = Timer Gate Single Pulse mode is enabled.         0 = Timer Gate Single Pulse mode is disabled at         Timer3 gate flip-flop toggles on every rising         T3GSPM: Timer Gate Single Pulse Mode to         1 = Timer gate single Pulse mode is enabled.         0 = Timer gate single Pulse mode is disabled at         Timer Gate Single Pulse mode is enable.         0 = Timer Gate Single Pulse mode is disabled.         1 = Timer gate single pulse acquisition is r         0 = Timer gate single pulse acquisition has	T3GPOL       T3GTM       T3GSPM       T3GGO/ T3DONE         e bit       W = Writable bit       U = Unimplem POR       '1' = Bit is set       '0' = Bit is clear         Unimplemented:       Read as '0'         TMR3GE:       Timer Gate Enable bit       If TMR3ON = 0:         This bit is ignored.       If TMR3ON = 1:       1         1 = Timer counting is controlled by the Timer3 gate function       0 = Timer counts regardless of the Timer3 gate function         T3GPOL:       Gate Polarity bit       1         1 = Timer gate is active-high (Timer3 counts when the gate         0 = Timer gate is active-low (Timer3 counts when the gate         T3GTM:       Gate Toggle Mode bit         1 = Timer Gate Toggle mode is enabled.       0 = Timer Gate Toggle mode is disabled and toggle flip-floc         Timer3 gate flip-flop toggles on every rising edge.       T3GGO/T3DONE:         T3GGO/T3DONE:       Timer Gate Single Pulse Mode bit         1 = Timer gate single pulse mode is disabled       T3GGO/T3DONE:         1 = Timer gate single pulse mode is disabled       T3GGVAL:         1 = Timer gate single pulse acquisition is ready, waiting fo       0 = Timer gate single pulse acquisition has completed or I         1 = Timer gate single pulse acquisition has completed or I       This bit is automatically cleared when T3GSPM is cleared.         1 = Timer gate currr	T3GPOL       T3GTM       T3GSPM       T3GGO/ T3DONE       T3GVAL         e bit       W = Writable bit       U = Unimplemented bit, read         POR       '1' = Bit is set       '0' = Bit is cleared         Unimplemented:       Read as '0'         TMR3GE:       Timer Gate Enable bit         If TMR3ON = 0:       This bit is ignored.         If TMR3ON = 1:       1 = Timer counting is controlled by the Timer3 gate function         0 = Timer counts regardless of the Timer3 gate function         0 = Timer gate is active-high (Timer3 counts when the gate is high)         0 = Timer gate is active-low (Timer3 counts when the gate is low)         T3GTM:       Gate Toggle Mode bit         1 = Timer Gate Toggle mode is enabled.       0 = Timer Gate Toggle mode is enabled.         0 = Timer Gate Toggle mode is enabled.       0 = Timer Gate Toggle mode is disabled and toggle flip-flop is cleared         Timer3 gate flip-flop toggles on every rising edge.       T3GGO/T3DONE:         1 = Timer Gate Single Pulse mode is disabled       T3GGO/T3DONE:         1 = Timer Gate Single Pulse mode is disabled       T3GGO/T3DONE:         1 = Timer gate single pulse acquisition is ready, waiting for an edge       0 = Timer gate single pulse acquisition has completed or has not been s         1 = Timer gate single pulse acquisition has completed or has not been s       This bit is automatically clea	T3GPOL       T3GTM       T3GSPM       T3GGO/ T3DONE       T3GVAL       T3GSS1         e bit       W = Writable bit       U = Unimplemented bit, read as '0' POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         Unimplemented: Read as '0'       TMR3GE: Timer Gate Enable bit       '0' = Bit is cleared       x = Bit is unkn         Unimplemented: Read as '0'       TMR3GE: Timer Gate Enable bit       '1' = Timer Gate Enable bit       '1' = Timer Gate Enable bit         If TMR3ON = 0:       TMR3GE: Timer Gate Enable bit       '1' = Timer Gate Enable bit       '1' = Timer Gate Enable bit         If TMR3ON = 1:       1 = Timer counting is controlled by the Timer3 gate function       0 = Timer counts regardless of the Timer3 gate function         0 = Timer counts regardless of the Timer3 counts when the gate is high)       0 = Timer gate is active-high (Timer3 counts when the gate is low)         T3GFNL: Gate Toggle Mode bit       1 = Timer Gate Toggle mode is enabled.       0 = Timer Gate Toggle mode is disabled and toggle flip-flop is cleared         Timer3 gate flip-flop toggles on every rising edge.       T3GSONE       T3GGO/T3DONE       Timer Gate Single Pulse mode is enabled and is controlling Timerx gate         0 = Timer Gate Single Pulse mode is disabled       T3GGO/T3DONE       Timer Gate Single Pulse acquisition is ready, waiting for an edge       0 = Timer gate single pulse acquisition is ready, waiting for an edge       0 = Timer gate single pu			

# Register 59-3: T3GCON: Timer3 Gate Control Register<sup>(1)</sup>

Note 1: Initializing the T3GCON prior to T3CON is recommended.

### 59.3.2 Timer3 Operation

Timer3 can operate in these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter
- Timer with Gated Control

The operating mode is determined by the clock select bits, TMRxCS<1:0> (TxCON<7:6>). When the TMRxCS bits are cleared (= 00), the system clock (Fosc) is the Timer3 clock source. When TMRxCS<1:0> = 01, Timer3 increments on every instruction cycle (Fosc/2).

When TMRxCS<1:0> = 10, Timer3 works as a counter from the external clock on the T3CLK pin (on the rising edge after the first falling edge) or the Secondary Oscillator (SOSC). When TMRxCS<1:0> = 11, the Low-Power RC Oscillator (LPRC) is the Timer3 clock source.

#### 59.3.3 Read/Write Operations

Timer3 operates natively as a 16-bit timer and counter. All read and write operations on the TMR3 register occur as a single 16-bit operation. This is in contrast to the equivalent module in PIC18 devices, where the Timer registers could be accessed in a single 16-bit, or two 8-bit, read or write operations. When migrating applications from PIC18 devices, users should verify that Timer3 (and other odd numbered timers) are using 16-bit read/write access for maximum compatibility.

#### 59.3.4 Using the Secondary Oscillator as the Timer3 Clock Source

The Secondary Oscillator (SOSC) may be used as the clock source for Timer3. SOSC is enabled by setting the SOSCEN (OSCCON<1>) bit. To use it as the Timer3 clock source, the TMRxCS<1:0> bits must also be set to '10'. This also configures Timer3 to increment on every rising edge of the oscillator source.

#### 59.3.5 Timer3 Gates

Timer3 can be configured to count freely, or the count can be enabled and disabled using the Timer3 gate circuitry. This is also referred to as the Timer3 gate count enable.

The Timer3 gate can also be driven by multiple selectable sources.

#### 59.3.5.1 TIMER3 GATE COUNT ENABLE

The Timer3 Gate Enable mode is enabled by setting the TMR3GE bit (T3GCON<7>). The polarity of the Timer3 Gate Enable mode is configured using the T3GPOL bit (T3GCON<6>).


When Timer3 Gate Enable mode is enabled, Timer3 will increment on the rising edge of the Timer3 clock source. When Timer Gate Enable mode is disabled, no incrementing occurs and Timer3 holds the current count. See Figure 59-3 for timing details.

T3CLK <sup>(1)</sup>	T3GPOL (T3GCON<6>)	T3G Pin	Timer3 Operation				
$\uparrow$	0	0	Counts				
$\uparrow$	0	1	Holds Count				
$\uparrow$	1	0	Holds Count				
$\uparrow$	1	1	Counts				

#### Table 59-1: TIMER3 GATE ENABLE SELECTIONS

**Note 1:** This is the TMR3 clock source. For more information, see Figure 59-2.

# **PIC24F Family Reference Manual**



#### Figure 59-3: Timer3 Gate Count Enable Mode

#### 59.3.5.2 TIMER3 GATE SOURCE SELECTION

The Timer3 gate source can be selected from one of four different sources. Source selection is controlled by the T3GSS<1:0> bits (T3GCON<1:0>). The polarity for each available source is also selectable and is controlled by the T3GPOL bit (T3GCON<6>).

Table 59-2: TIMER3 GATE SOURCES

TxGSS<1:0>	Timerx Gate Source		
00	T3G Timer Gate Pin		
01	TMR2 Matches PR2		
10	Comparator 1 Output		
11	Comparator 2 Output		

59.3.5.2.1 T3G Pin Gate Operation

The T3G pin is one source for Timer3 gate control. It can be used to supply an external source to the gate circuitry.

59.3.5.2.2 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer3 gate circuitry.

#### 59.3.5.3 TIMER3 GATE TOGGLE MODE

When Timer3 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer3 gate signal, as opposed to the duration of a single level pulse. The Timer3 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 59-4.) The T3GVAL bit indicates when the Toggled mode is active and the timer is counting.

Timer3 Gate Toggle mode is enabled by setting the T3GTM bit (T3GCON<5>). When the T3GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Figure 59-4: Timer3 Gate Toggle Mode

TMR3GE			
T3GPOL			
T3GTM			
T3G_IN			· · · · · · · · · · · · · · · · · · ·
	بأبابات		
T3GVAL			
Timer3 N	$\sqrt{N+1}$ $\sqrt{N+2}$ $\sqrt{N+3}$	N + 4	$\sqrt{N+5}\sqrt{N+6}\sqrt{N+7}$ N+8

8/16-Bit Timers

#### 59.3.5.4 TIMER3 GATE SINGLE PULSE MODE

When Timer3 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer3 Gate Single Pulse mode is first enabled by setting the T3GSPM bit (T3GCON<4>), then setting the T3GGO/T3DONE bit (T3GCON<3>).

The timer is fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T3GGO/T3DONE bit is automatically cleared. No other gate events will be allowed to increment Timer3 until the T3GGO/T3DONE bit is once again set in software.

Clearing the T3GSPM bit also clears the T3GGO/T3DONE bit. (For timing details, see Figure 59-5.)

Simultaneously enabling the Toggle mode and the Single Pulse mode permits both sections to work together. This allows the cycle times on the Timer3 gate source to be measured. (For timing details, see Figure 59-6.)





Figure 59-5: Timer3 Gate Single Pulse Mode



#### Timer3 Gate Single Pulse and Toggle Combined Mode Figure 59-6:

8/16-Bit Timers

#### 59.3.5.5 TIMER3 GATE VALUE STATUS

When Timer3 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T3GVAL bit (T3GCON<2>). The T3GVAL bit is valid even when the Timer3 gate is not enabled (TMR3GE bit is cleared).

#### 59.3.6 Timer3 Interrupt

The TMR3 register increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in the Timer3 Interrupt Flag bit, T3IF. This interrupt can be enabled or disabled by setting or clearing the T3IE bit, respectively.

#### 59.3.6.1 TIMER3 GATE EVENT INTERRUPT

When the Timer3 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T3GVAL occurs, the T3GIF flag bit in the IFSx register will be set. If the T3GIE bit is set, then an interrupt will be recognized.

The T3GIF flag bit operates even when the Timer3 gate is not enabled (TMR3GE bit is cleared).

### 59.3.7 Resetting Timer3 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The module must be configured as either a timer, or synchronous counter, to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for the timer.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

**Note:** The Special Event Triggers from the ECCP module will clear the TMR3 register's content, but not set the T3IF interrupt flag bit.

# 59.4 OPERATION DURING SLEEP/IDLE MODES

#### 59.4.1 Sleep Mode

All even numbered timers are disabled in Sleep mode.

Odd numbered timers are generally disabled in Sleep mode, as their on-chip clock sources are also disabled. However, they may continue to run in Sleep mode if an external clock is provided on the external clock input pin (T3CLK). In this case, the timer can continue to count in Asynchronous Counter mode, and can still generate interrupts and wake the device.

#### 59.4.2 Idle Mode

All timers continue to operate in Idle mode.

# 59.5 EFFECTS OF A RESET

In any mode, a device Reset disables all 8/16-bit timers. For even numbered timers, the Period register resets to FFh.

# 59.6 **REGISTER MAPS**

Summaries of the registers associated with the PIC24F General Purpose 8/16-Bit Timer modules are provided in Table 59-3.

PIC24F Family Reference Manual

#### Table 59-3: General Purpose Timer Register Map

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR2 <sup>(1)</sup>	—	_			—	—			Timer2 Register								
PR2 <sup>(1)</sup>	_	_	_	_	_	_	_	_	Timer2 Period Register								
T2CON <sup>(1)</sup>	_	_	_	_	_	_	_	_	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	0000
TMR3 <sup>(2)</sup>		Timer3 Register															xxxx
T3GCON <sup>(2)</sup>	—	—	_	_	—	—	—	—	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0	0000
T3CON <sup>(2)</sup>	—	_	_	_	—	—	_	_	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	T3OSCEN	T3SYNC	_	TMR3ON	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Register and bit naming conventions apply for any additional 8-bit timers (e.g., T4CON and PR4 for Timer4, etc.).

2: Register and bit naming conventions apply for any additional 8/16-bit timers (e.g., T5CON, T5GCON and TMR5 for Timer5, etc.).

# 59.7 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24F device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the General Purpose 8/16-Bit Timers of PIC24F devices are:

#### Title

#### Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC24F family of devices.

# 59.8 REVISION HISTORY

# **Revision A (October 2011)**

Original version of this document.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-61341-721-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

**France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

**Advance Information**