

PIC SERIES MICRO-COMPUTER OPTIONS

EXTENDED TEMPERATURE RANGE

PIC series microcomputers are available in two temperature ranges. The preceding data sheets describe the commercial grade device, 0°C to 70°C centigrade. An industrial/automotive temperature range version is available. The -40° to 85° centigrade option is specified with the addition of a suffix, I, to the part number.

The specifications for these devices differ from their commercial grade counterparts in a few electrical parameters, typically interface voltage/current levels. Refer to the data sheets for details.

OPEN DRAIN OPTIONS

PIC1650A, PIC1670 Open-Drain I/O Ports

Any or all of the I/O lines may be specified by the customer to be open drain, that is, the internal pull-up device will be removed. This enables the outputs to be pulled up to ± 10.0 V maximum with an external pull-up resistor, allowing easy interface to external devices requiring a logic one level greater than V_{DD} of the PIC. In the logic one state, the leakage current of the I/O port is $\pm 5\mu A$, maximum

The customer shall specify on the "PIC Series Order Form" the pin number and port name (e.g., "RB3") of each port required to be open drain.

PIC1655A, PIC1656

Open Drain I/O, Input and Output Ports

Any or all of the I/O, input only or output only lines may be specified by the customer to be open drain, that is, the internal pull-up device will be removed. This enables the outputs to be pulled up to +10.0V maximum with an external pull-up register, allowing easy interface to external devices requiring a logic one

level greater than V_{DD} of the PIC. In the logic one state, the leakage current of the I/O port is $\pm 5\mu A$, maximum.

The customer shall specify on the "PIC Series Order Form" the pin number and port name (e.g., "RB3") of each port required to be open drain.

PIC16C55

Input-only, Output-only and I/O Ports

Any or all of the input-only and I/O lines may be specified to have an internal pull-up resistor inserted via a mask option. This allows easy interface to an external transistor or switch without the need for an external pull-up resistor. Furthermore, any or all of the output-only or I/O pull-down transistors can be specified to be removed via a mask option. This facilitates interfacing with external circuitry which has signal swings below V_{SS} . In this case the maximum voltage permitted to be applied to the pin is -12V with respect to $V_{\rm DD}$.

PIC1654

Optional Internal Connection to RTCC

A mask option will allow an internal clock signal whose period is equal to the instruction execution time to drive the real time clock/counter register. In this mode, transitions in the RTCC pin will be disregarded.

PIC1655XT

Prescaler Division Ratio

A mask option will allow the division ratio of the RTCC prescaler to be selected as 1, 2, 4, 8 or 16. Consult the data sheet for the details.

MICROPOMPLITER

8 Bit Microcomputer

FEATURES

- Vectored interrupt servicing capability
- User programmable
- Intelligent controller for stand-alone applications
- 32 8-bit RAM registers
- 512 x 12-bit program ROM
- Arithmetic Logic Unit
- Real Time Clock/Counter
- Event counter capability
- Self-contained oscillator for RC network or crystal
- Access to RAM registers inherent in instruction
- Wide power supply operating range (4.5V to 7.0V)
- Available in two temperature ranges: 0° to 70°C and -40° to 85°C
- 4 inputs, 8 outputs, 8 bi-directional I/O lines
- 3 level stack for subroutine nesting
- Same PIC instruction sets as PIC1650A or PIC1655A with the addition of RETURN (0002₈) instruction

DESCRIPTION

The PIC1656 microcomputer is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit ALU.


The PIC1656 is designed for real-time control applications requiring external and internal clock-driven interrupts. The PIC1656 has 20 I/O lines organized as two 8-bit registers and the 4 LSB's of a third register.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays,

control electronic games and provide enhanced capabilities to vending machines, traffic lights, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

The PIC1656 is fabricated with N-Channel Ion Implant technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with an external crystal ceramic resonator or LC network to establish the frequency. Inputs and outputs are TTL-compatible. Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICAL, eliminating the burden of coding with ones and zeros. PICAL is available in a Fortran IV version that can be run on many popular computer systems. Once the application program is developed several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC1664. The PIC1664 is a ROM-less PIC microcomputer with additional pins to connect external PROM or RAM and to accept HALT commands. The PFD1010 Field Demo System is available containing a PIC1664 with sockets for erasable CMOS PROMs. Finally, the PICES II (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-alone mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is facilitated because the user's program is stored in RAM. With these development tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into the market.

A PIC Series Microcomputer Data Manual is available which gives additional detailed data on PIC based system design.



PIC1656 INSTRUMENT

ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcomputer is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock Counter Register, the Program Counter (PC), the Status Register,


and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions. The Arithmetic Logic Unit contains one temporary working register or accumulator (W Register) and gating to perform Boolean functions between data held in the working register and any file

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 777s.

PIN FUNCTIONS

Signal	Function
OSC1 (input), OSC2 (output)	Oscillator inputs. The oscillator frequency can be set by a crystal (if a precise frequency is required), ceramic resonator or LC network, or driven from an external source.
RT (input)	Real Time Input. Function is controlled by bits 4 and 7 of the Status Word Register (F3). A high-to-low transition of this pin will increment the RT register (event counter mode) or will initiate a vectored interrupt (external interrupt mode).
RA0-3 (input)	Dedicated input lines, read under direct control of the program. The 4 MSB's are always read as logic zeroes.
RB0-7 (output)	Dedicated output lines, user programmable under direct control of the program.
RC0-7 (input/output)	User programmable input/output lines. These lines can be inputs and/or outputs and are under direct control of the program.
MCLR (input)	Master Clear. Used to initialize the internal ROM program to address 777 ₈ and latch I/O registers F6 and F7 low. Also clears bits 3-7 of status register (F3).
CLK OUT (output)	A signal derived from the internal oscillator. Used by external devices to synchronize themselves to PIC timing.
TEST	Used for testing purposes only. Must be grounded for normal operation.
V _{DD}	Primary Power Supply.
V _{ss}	GND.

register.



File (Octal)					Functio	n					
F0	a file register.	t a physically implemented register. F0 calls for the contents of the File Select Register (low order 5 bits) to be used to select le register. F0 is thus useful as an indirect address pointer. For example, W+F0→W will add the contents of the file register inted to by the FSR (F4) to the contents of W and place the result in W.									
F1	counting up a	after zero is r register simu	eached. The c litaneously wi	ounter incre th a negative	an be loaded ments on the fa transition on the the microcom	alling edge o the RTCC pir	f the input RT	. However, if	data are being	g stored	
F2	Program Cou	unter (PC). 1	The PC is auto	matically in	cremented du wide, but only	iring each ir	struction cyc er 8 bits can b	ele, and can be e read under	e written int	o under ntrol.	
F3					orogram cont						
		(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)	_	
		CNT	RTCR	IR	RTCE	IE	z	DC	С		
	BIT 0: Carry (C) bit	resu	ltant.		ns, this bit is so s bit is loaded						
	BIT 1: Digit ((DC) b	Carry For pit resu	ADD and SU ultant.	B instructio	ns, this bit is :	set if there i	-				
	BIT 2: Zero (Z) bit		if the result of	f an arithme	tic operation i	s zero.					
	BITS: 3-7	BIT whe inte BIT cloc	3: Interrupt E in and if the id rrupt is disable 4: Real Time ck/counterint	nable (IE) st nterrupt req ed. Clock Enat errupt to occ	red on MCLR) atus bit. When uest (IR) state ble (RTCE) state cur when and i zero, the inte	set to a one us bit (bit 5) atus bit. Wh f the real-tim	is also set. We need set to a one clock interr	/hen reset to ne, this bit e	a zero, the e	external eal-time	
		gen will the rega	BIT 5: Interrupt Request (IR) status bit. This bit is set by a high-to-low transition on the RT pin generating an interrupt request. If and when the interrupt enable (IE) bit (bit 3) is also set, an interrupt will occur. This causes the current PC address to be pushed onto the stack and the processor to execut the instruction at location 760 ₈ . The IR bit is then immediately cleared. Note that the IR bit can be set regardless of the state of the IE bit, thus requesting an interrupt which can be serviced or not at the programmer's option.								
	BIT 6: Real Time Clock/Counter Interrupt Request (RTCR) status bit. This bit is set when the RTCI register (File 1) transitions from a full count (377 ₈) to a zero count (000 ₈). If and when the RTCE bit is als set, an interrupt will occur. This causes the current PC address to be pushed onto the stack and th processor to execute the instruction at location 740 ₈ . The RTCR bit is then immediately cleared. Not that the RTCR bit can be set regardless of the state of the RTCE bit, thus requesting an interrupt whic can be serviced or not, at the programmer's option.										
	NOTE: Although the processor cannot be interrupted during an interrupt (i.e., until the RETFI instruction executed), (an) other interrupt(s) can be requested (status bits 5 and/or 6 can be set). This will cauprocessor to reinterrupt immediately upon its return from the current interrupt assuming the interrupt are lightly over pending real-time clock/counter interrupts have priority over pending real-time clock/counter interrupts.									e the t(s) is	
		eac	h high-to-low	transition	itus bit. When at the RT pin k rate (1/16 of	. If the CNT	bit is sent to	o a zero, the			
F4	1	•	,	•	are used. The tly addressed		-	-	-	dresses	
F5			. A4-A7 defin		•						
F6	Output Regis	ster B (B0-B	7)								
F7	I/O Register										
F10-F37	1.0	oose Registe									

INTERRUPT LOGIC

The interrupt logic generates an interrupt request to the control unit to initiate a vectored interrupt. One of two possible interrupt requests (external interrupt request or RTCC interrupt request) can be generated. Only one interrupt at a time can be serviced. Nested interrupts are not possible since additional interrupts are disabled by an internal latch.

The contents of the status register indicate whether any interrupts are pending. If only one interrupt is pending, it is serviced immediately providing the interrupt is enabled (i.e., IE or RTCE is set) and the processor is not already servicing another interrupt. If both external and RTCC interrupts are pending and enabled, the external interrupt has priority. If an external interrupt is input on the \overline{RT} pin while another external interrupt is being serviced, a new external interrupt request will be generated to the processor which will reinterrupt immediately upon its return from the current interrupt.

CAUTION

A return from an interrupt routine must not be executed using any other instruction but RETURN. If any other instruction is executed to restore the return address to the program counter, the interrupt logic will not be enabled. This effectively prevents any other interrupts from being serviced. If the interrupt routine contains subroutines, returns from the subroutines should be made using the RETLW instruction. If the RETURN instruction is used mistakenly, additional interrupts that occur while the first interrupt routine is in process will be enabled and can corrupt the interrupt routine in process.

STACK

A three-level stack is provided to accommodate three return addresses. One level of the stack should be reserved to store the return address of an interrupt. The other two levels provide storage for two return addresses from a nested subroutine.

NOTE: One level of the stack must always be available to accommodate an interrupt return address. When an interrupt occurs, the firmware automatically pushes the return address onto the stack. Should three subroutines be nested, the return address of the current subroutine will be destroyed. Only if the PIC1656 is not programmed for interrupts is it permissible to use all three levels of the stack for subroutines.



RTCC REGISTER

The RTCC register (F1), in conjunction with the status register, is programmable for internal clock or \overline{RT} clock operation.

Bit 7 of the status register, when set to a one, selects the $\overline{\text{RT}}$ pin as the clocking source and, when reset to a zero, selects the internal clock as the clocking source. When the RTCC register transitions from a count of 377₈ to a count of 000₈, bit 6 (RTCR) of the status register sets to a one, requesting a real-time clock interrupt. An interrupt to 740₈ is generated if RTCE (bit 4) is set.

The RTCC register can be preset and read under program control at any time. If the RTCC register is not used as a counter, it can be used as a general-purpose data register provided the $\overline{\text{RT}}$ pin is tied low and CNT is set to a one. (Note MCLR resets CNT.)


I/O REGISTERS (F5-F7)

The I/O interface consists of three I/O registers controlling 20 input/output lines. These registers (A, B, and C) are addressable as F5 through F7, respectively. Register A (F5) controls four dedicated non-latching input lines. Register B (F6) controls eight dedicated latched output lines, and register C (F7) controls eight bidirectional input/output lines. As with the PIC1655A, register file F-10, which in the PIC1650A was I/O register D, is an additional general purpose register in the PIC1656.

CLOCK GENERATOR

The internal timing rate of the PIC1656 is controlled by an external control source connected across two input pins, OSC 1 and OSC 2. This may be established by an RC network (RC control) connected across the OSC 1 and OSC 2 pins or by a non-buffered external crystal connected across the OSC 1 and OSC 2 pins.

The PIC1656 clock generator divides the frequency at the OSC 1 and OSC 2 pins by 16 to derive the internal machine cycle rate. A 4MHz frequency at the OSC 1 and OSC 2 pins will result in a $4\mu s$ (0.25MHz) instruction cycle. This enables the use of a low-cost standard 3.58MHz crystal to provide a machine cycle of approximately $4\mu s$. Figure 14 illustrates both the crystal and RC input configurations to the OSC 1 and OSC 2 input pins.



Basic Instruction Set Summary

Each PIC instruction is a 12-bit word divided into an OP code which specifies the instruction type and one or more operands which further specify the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the

PIC W register. If "d" is one, the result is returned to the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

For an oscillator frequency of 4MHz the instruction execution time is 4 μ sec, unless a conditional test is true or the program counter is changed as a result of an instruction. In these two cases, the instruction execution time is 8 μ sec.

BYTE-ORIENTED FILE REGISTER OPERATIONS

(11-6)	(5)	(4-0)
OP CODE	d	f (FILE #)

For d = 0, $f \rightarrow W$ (PICAL accepts d = 0 or d = W in the mnemonic) d = 1, $f \rightarrow f$ (If d is omitted, assembler assigns d = 1.)

Instruction-Binary (Octal)	Name	Mnemonic, C	Operands	Operation	Status Affected
000 000 000 000 (0000)	No Operation	NOP	_	_	None
000 000 1ff fff (0040)	Move W to f (Note 1)	MOVWF	f	W→f	None
000 001 000 000 (0100)	Clear W	CLRW	_	0 →W	Z
000 001 1ff fff (0140)	Clear f	CLRF	f	0 → f	Z
000 010 dff fff (0200)	Subtract W from f	SUBWF	f, d	f - W→d [f+₩+1→d]	C,DC,Z
000 011 dff fff (0300)	Decrement f	DECF	f, d	f - 1d	Z
000 100 dff fff (0400)	Inclusive OR W and f	IORWF	f, d	W∨f⊶d	Z
000 101 dff fff (0500)	AND W and f	ANDWF	f, d	W∙f→d	Z
000 110 dff fff (0600)	Exclusive OR W and f	XORWF	f, d	W⊕fd	Z
000 111 dff fff (0700)	Add W and f	ADDWF	f, d	W+f→d	C,DC,Z
001 000 dff fff (1000)	Move f	MOVF	f, d	f→d	Z
001 001 dff fff (1100)	Complement f	COMF	f, d	r ⊶d	Z
001 010 dff fff (1200)	Increment f	INCF	f, d	f+1d	Z
001 011 dff fff (1300)	Decrement f, Skip if Zero	DECFSZ	f, d	f - 1→d, skip if Zero	None
001 100 dff fff (1400)	Rotate Right f	RRF	f, d	f(n)→d(n-1), f(0)→C, C→d(7) C
001 101 dff fff (1500)	Rotate Left f	RLF	f, d	$f(n)\rightarrow d(n+1), f(7)\rightarrow C, C\rightarrow d(6)$	D) C
001 110 dff fff (1600)	Swap halves f	SWAPF	f, d	f(0-3)≒f(4-7)→d	None
001 111 dff fff (1700)	Increment f, Skip if Zero	INCFSZ	f, d	f+1→d, skip if zero	None
BIT-ORIENTED	(11-8)	(7-5)	(4-0)		
FILE REGISTER OPERATIONS	OP CODE b	(BIT #)	f (FILE	#)	
Instruction-Binary (Octal)	Name	Mnemonic, (Operands	Operation	Status Affected
010 0bb bff fff (2000)	Bit Clear f	BCF	f, b	0f(b)	None
010 111 111 111 (0100)	DIA 0-4 4	DOE	f h	t(/b)	None

Inst	ruction-Bina	ry (Oct	al)	Name	Mnemonic, C	perands	Operation	Status Affected
010	Obb bff	fff	(2000)	Bit Clear f	BCF	f, b	0f(b)	None
	1bb bff			Bit Set f	BSF	f, b	1→f(b)	None
011	Obb bff	fff	(3000)	Bit Test f, Skip if Clear	BTFSC	f, b	Bit Test f(b): skip if clear	None
011	1bb bff	fff	(3400)	Bit Test f, Skip if Set	BTFSS	f, b	Bit Test f(b): skip is set	None

LITERAL AND CONTROL OPERATIONS OF

(11-8)	(7-0)
OP CODE	k (LITERAL)

Instruction-Binary (Octal)		Name	Mnemonic, O	perands	Operation	Status Affected			
000	000	000	010	(0002)	Return from Interrupt	RETURN		Stack→PC	None
100	0 k k	kkk	kkk	(4000)	Return and place Literal in V	V RETLW	k	k→W, Stack→PC	None
100	1 k k	kkk	kkk	(4400)	Call subroutine (Note 1)	CALL	k	PC+1 → Stack, k → PC	None
				(5000)	Go To address (k is 9 bits)	GOTO	k	k→PC	None
				(6000)	Move Literal to W	MOVLW	k	k→W	None
				(6400)	Inclusive OR Literal and W	IORLW	k	kVW→W	Z
				(7000)	AND Literal and W	ANDLW	k	k∙WW	Z
				(7400)	Exclusive OR Literal and W	XORLW	k	k⊕W→W	Z

NOTES:

- The 9th bit of the program counter in the PIC is zero for a CALL and a MOVWF F2. Therefore, subroutines must be located in program memory locations 0-377₈. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.
- 2. When an I/O register is modified as a function of itself, the value used will be that value present on the output pins. For example, an output pin which has been latched high but is driven low by an external device, will be relatched in the low state.
- 3. See notes on input only and output only ports (F5 and F6, respectively).

SUPPLEMENTAL INSTRUCTION SET SUMMARY

The following supplemental instructions summarized below represent specific applications of the basic PIC instructions. For example, the "CLEAR CARRY" supplemental instruction is equiv-


alent to the basic instruction BCF 3,0 ("Bit Clear, File 3, Bit 0"). These instruction mnemonics are recognized by the PIC Cross Assembler (PICAL).

Instruction-Binary (O	ctal)	Name	Mnemonic, Operands	Equivalent Operation(s)	Status Affected
010 000 000 011	(2003)	Clear Carry	CLRC	BCF 3, 0	
010 100 000 011	(2403)	Set Carry	SETC	BSF 3, 0	
010 000 100 011	(2043)	Clear Digit Carry	CLRDC	BCF 3, 1	
010 100 100 011	(2443)	Set Digit Carry	SETDC	BSF 3, 1	_
010 001 000 011	(2103)	Clear Zero	CLRZ	BCF 3, 2	_
010 101 000 011	(2503)	Set Zero	SETZ	BSF 3, 2	
011 100 000 011	(3403)	Skip on Carry	SKPC	BTFSS 3, 0	
011 000 000 011	(3003)	Skip on No Carry	SKPNC	BTFSC 3, 0	_
011 100 100 011	(3443)	Skip on Digit Carry	SKPDC	BTFSS 3, 1	_
011 000 100 011	(3043)	Skip on No Digit Carry	SKPNDC	BTFSC 3, 1	
011 101 000 011	(3503)	Skip on Zero	SKPZ	BTFSS 3, 2	
011 001 000 011	(3103)	Skip on No Zero	SKPNZ	BTFSC 3, 2	_
001 000 1ff fff	(1040)	Test File	TSTF f	MOVF f, 1	Z
001 000 Off fff	(1000)	Move File to W	MOVFW f	MOVF f, 0	Z
001 001 1ff fff 001 010 dff fff	(1140) (1200)	Negate File	NEGF f,d	COMF f, 1 INCF f, d	z
011 000 000 011 001 010 dff fff	(3003) (1200)	Add Carry to File	ADDCF f, d	BTFSC 3,0 INCF f, d	z
011 000 000 011 000 011 dff fff	(3003) (0300)	Subtract Carry from File	SUBCF f,d	BTFSC 3,0 DECF f, d	Z
011 000 100 011 001 010 dff fff	(3043) (1200)	Add Digit Carry to File	ADDDCF f,d	BTFSG 3,1 INCF f,d	z
011 000 100 011 000 011 dff fff	(3043) (0300)	Subtract Digit Carry from File	SUBDCF f,d	BTFSC 3,1 DECF f,d	z
101 kkk kkk kkk	(5000)	Branch	Bk	GOTO k	_
011 000 000 011 101 kkk kkk kkk	(3003) (5000)	Branch on Carry	BC k	BTFSC 3,0 GOTO k	_
011 100 000 011 101 kkk kkk kkk	(3403) (5000)	Branch on No Carry	BNC k	BTFSS 3,0 GOTO k	_
011 100 100 011 101 kkk kkk kkk	(3043) (5000)	Branch on Digit Carry	BDC k	BTFSC 3,1 GOTO k	_
011 001 000 011 101 kkk kkk kkk	(3443) (5000)	Branch on No Digit Carry	BNDC k	BTFSS 3,1 GOTO k	_
011 101 000 011 101 kkk kkk kkk	(3103) (5000)	Branch on Zero	BZ k	BTFSC 3,2 GOTO k	_
011 101 000 011 101 kkk kkk kkk	(3503) (5000)	Branch on No Zero	BNZ k	BTFSS 3,2 GOTO k	_

I/O Interfacing

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting thru a PIC I/O Port, the data is latched at the port and the pin

can be connected directly to a TTL gate input. When inputting data thru an I/O Port, the port latch must first be set to a high level under program control. This turns off \mathbf{Q}_2 , allowing the TTL open collector device to drive the pad, pulled up by \mathbf{Q}_1 , which can source a minimum of $100\mu A$. Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.



Bidirectional I/O Ports

The bidirectional ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port.

Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions. As an example a BSF operation on bit 5 of F7 (port RC) will cause all eight bits of F7 to be read into the CPU. Then the BSF operation takes place on bit 5 and F7 is re-output to the output latches. If another bit of F7 is used as an input (say bit 0) then bit 0 must be latched high. If during the BSF instruction on bit 5 an external device is forcing bit 0 to the low state then the input/output nature of the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples below.


Input Only Port: (Port RA)


The input only port of the PIC1656 consists of the four LSB's of F5 (port RA). An internal pull-up device is provided so that external pull-ups on open collector logic are unnecessary. The four MSB's of this port are always read as zeroes. Output operations to F5 are not defined. Note that the BTFSC and BTFSS instructions are input only operations and so can be used with F5. Also, file register instructions which leave the results in W can be used.

Output Only Port: (Port RB)

The output only port of the PIC1656 consists of F6 (port RB). This port contains no input circuitry and is therefore not capable of instructions requiring an input followed by an output operation. The only instructions which can validly use F6 are MOVWF and CLRF.

Successive Operations on Bidirectional I/O Ports





ELECTRICAL CHARACTERISTICS

Maximum Ratings*

 Ambient temperature Under Bias
 125° C

 Storage Temperature
 -55° C to +150° C

 Voltage on any Pin with Respect to V_{SS}
 -0.3V to +12.0V

 Power Dissipation (Note 1)
 1000mW

Standard Conditions (unless otherwise stated):

DC CHARACTERISTICS/PIC1656

Operating Temperature T_A = 0°C to +70°C

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Primary Supply Voltage	V _{DD}	4.5	_	7.0	V	
Primary Supply Current	I _{DD}	_	30	55	mA	All I/O pins high
Input Low Voltage	V _{IL}	-0.2	_	0.8	٧	
Input High Voltage (except MCLR, RT & OSC1)	V _{IH1}	2.4	_	V _{DD}	v	
Input High Voltage (RT & OSC1)	V _{IH2}	V _{DD} -1		V _{DD}	ν	
Input Low-te-High Threshold Voltage (MCLR)	V _{ILH}	V _{DD} -1	2.6	V _{DD}	v	
Output High Voltage	V _{OH}	2.4 3.5	_	V _{DD}	V V	$I_{OH} = -100\mu A \text{ (Note 2)}$ $I_{OH} = 0$
Output Low Voltage (I/O only)	V _{OL1}	_	=	0.45 0.90	V	I _{OL} = 1.6mA, V _{DD} = 4.5V I _{OL} = 5.0mA, V _{DD} = 4.5V (Note 3)
Output Low Voltage (CLK OUT)	V _{OL2}	_	_	0.45	V	I _{OL} = 1.6mA (Note 3)
Input Leakage Current (MCLR, RT & OSC1)	ILC	-5	_	+5	μΑ	V _{SS} ≤ V _{IN} ≤ V _{DD}
Output Leakage Current (open drain I/O pins)	locc	_	_	10	μΑ	V _{SS} ≤ V _{P(N} ≤ 10V
Input Low Current (all I/O ports)	I _{IL}	-0.2	-0.6	-1.6	mA	V _{IL} = 0.4V internal pullup
nput High Current (all I/O ports)	I _{tH}	-0.1	-0.4	-1.4	mA	V _{IH} = 2.4V

†Typical data is at $T_A = 25^{\circ}$ C, $V_{DD} = 5.0$ V.

NOTES:

- 1. Total power dissipation for the package is calculated as follows: $P_D = (V_{DD}) \; (I_{DD}) + \Sigma \; (V_{DD} V_{IL}) \; (|I_{IL}|) + \Sigma \; (V_{DD} V_{OH}) \; (|I_{OH}|) + \Sigma \; (V_{OL}) \; (I_{OL}).$ The term I/O refers to all interface pins; input, output or I/O.
- 2. Positive current indicates current into pin. Negative current indicates current out of pin.
- 3. Total I_{OL} for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.

DC CHARACTERISTICS/PIC1656I

Operating Temperature T_A = -40° C to +85° C

Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Primary Supply Voltage	V _{DD}	4.5	_	7.0	٧	
Primary Supply Current	I _{DD}	_	30	60	mA	All I/O pins high
Input Low Voltage	V _{IL}	-0.2	_	0.7	٧	
Input High Voltage (except MCLR, RT & OSC1)	V _{IH1}	2.4	_	V _{DD}	v	
Input High Voltage (RT & OSC1)	V _{IH2}	V _{DD} -1	_	V _{DD}	٧	
Input Low-to-High Threshold Voltage (MCLR)	V _{ILH}	V _{DD} -1	2.6	V _{DD}	v	
Output High Voltage	V _{OH}	2.4 3.5	_	V _{DD}	V	$I_{OH} = -100\mu A \text{ (Note 2)}$ $I_{OH} = 0$
Output Low Voltage (I/O only)	V _{OL1}		_	0.45 0.90	V V	$I_{OL} = 1.6$ mA, $V_{DD} = 4.5$ V $I_{OL} = 5.0$ mA, $V_{DD} = 4.5$ V (Note 3)
Output Low Voltage (CLK OUT)	V _{OL2}	<u> </u>	_	0.45	V	I _{OL} = 1.6mA (Note 3)
Input Leakage Current (MCLR, RT & OSC1)	1 _{LC}	-5	_	+5	μΑ	$V_{SS} \leqslant V_{IN} \leqslant V_{DD}$
Output Leakage Current (open drain I/O pins)	locc	_	_	10	μΑ	$V_{SS} \le V_{PIN} \le 10V$
Input Low Current (all I/O ports)	I _{IL}	-0.2	-0.6	-1.8	mA	V _{IL} = 0.4V internal pullup
Input High Current (all I/O ports)	I _{IH}	-0.1	-0.4	-1.8	mA	V _{IH} = 2.4V

[†]Typical data is at $\rm T_A=25^{\circ}\,\rm C,\, \rm V_{\rm DD}=5.0V.$

NOTES

1. Total power dissipation for the package is calculated as follows:

 $P_{D} = (V_{DD}) + \Sigma \; (V_{DD} - V_{IL}) \; (\![\boldsymbol{I}_{IJ}\!]) + \Sigma \; (V_{DD} - V_{OH}) \; (\![\boldsymbol{I}_{OH}\!]) + \Sigma \; (V_{OL}) \; (\![\boldsymbol{I}_{OL}\!]).$

The term I/O refers to all interface pins; Input, Output or I/O.

- 2. Positive current indicates current into pin. Negative current indicates current out of pin.
- 3. Total I_{OL} for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.

Standard Conditions (unless otherwise stated):


AC CHARACTERISTICS/PIC1656, PIC16561


Operating Temperature $T_A = 0$ °C to +70°C (PIC1656), $T_A = -40$ °C to +85°C (PIC16561)

Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Instruction Cycle Time	t _{CY}	4		20	μs	0.8MHz—4.0MHz external time base (Note 1)
RT Input						
Period	t _{RT}	t _{CY} +0.2µs	_	_	_	
High Pulse Width	t _{RTH}	½t _{RT}	_	-	_	\
Low Pulse Width	t _{RTL}	1/2t _{RT}	_			(Notes 2 and 3)
I/O Ports						
Data Input Setup Time	ts	_	_	1/4t _{CY} —125	ns	}
Data Input Hold Time	t _h	0	-	-	ns	
Data Output Propagation Delay	t _{pd}		600	1000	ns	Capacitive load = 50pF
OSC 1 Input						
External Input Impedance High	Rosch	-	10 ⁶	-	Ω	$V_{OSC} = V_{DD} = 5V$ Applies to externa
External Input Impedance Low	RoscL	[- [10 ⁶	[_	Ω	V _{OSC} =0.4V OSC drive only.


NOTES:

- 1. Instruction cycle period (t_{CY}) equals sixteen times the input oscillator time base period.
- 2. Due to the synchronous timing nature between CLK OUT and the sampling circuit used on the \overline{RT} input, CLK OUT may be directly tied to the \overline{RT} input.
- 3. The maximum frequency which may be input to the $\overline{\text{RTCC}}$ pin is calculated as follows: $f_{(\text{max})} = \frac{1}{t_{\text{RT (min)}}} = \frac{1}{t_{\text{CY (min)}} + 0.2\mu\text{s}}$ For example: if $t_{\text{CY}} = 4\mu\text{s}$, $f_{(\text{max})} = \frac{1}{4.2\mu\text{s}} = 238\text{KHz}$.






RTCC -




PIC1656 OSCILLATOR OPTIONS (Typical Circuits)

LC INPUT OPERATION




$$f_{OSC} \approx \frac{1}{2\pi \sqrt{L (C_L + C_{INT})}},$$
where $C_{INT} = 10pF$.


CRYSTAL INPUT OPERATION




* or ceramic resonator,


EXTERNAL CLOCK INPUT OPERATION







Master Clear requires >1.0ms delay before activation after power is applied to the $V_{\rm DD}$ pin, for the oscillator to start up. To achieve this, an external RC configuration as shown can be used (assuming $V_{\rm DD}$ is applied as a step function).







POWER DISSIPATION DERATING GRAPH



NOTES

- 1.70°C is the maximum operating temperature for standard parts.
- 2.85°C is the maximum operating temperature for "I" suffix parts.

PIC1656 EMULATION CAUTIONS

When emulating a PIC1656 using a PICES II development system certain precautions should be taken.

A. Be sure that the PICES II Module being used is programmed for the PIC1656 mode. (Refer to PICES II Manual). The PIC1664 contained within the module should have the MODE pin #22 set to a low state.

- 1. This causes the MCLR to register F5 high and register F6, and F7 low.
- 2. The OSC becomes a two input clock (pins 1 & 28).
- 3. The interrupt system becomes enabled and the RT always counts on the trailing edges.
- 4. Bits 3 through 7 on file register F3 are used for interrupt service.

- B. Three levels of stack can be used within the program. If interrupts are used, allow one level of the stack for interrupt servicing.
- C. Make sure all I/O cautions contained in this spec sheet are used.
- D. Be sure to use the 28 pin socket for the module plug.
- E. Make sure that during an actual application that the MCLR input swings from a low to high level a minimum of 1 msec after the supply voltage is applied.
- F. The cable length and internal variations may cause some parameter values to differ between the PICES II module and a production PIC1656.