

PIC SERIES MICRO-COMPUTER OPTIONS

EXTENDED TEMPERATURE RANGE

PIC series microcomputers are available in two temperature ranges. The preceding data sheets describe the commercial grade device, 0°C to 70°C centigrade. An industrial/automotive temperature range version is available. The -40° to 85° centigrade option is specified with the addition of a suffix, I, to the part number.

The specifications for these devices differ from their commercial grade counterparts in a few electrical parameters, typically interface voltage/current levels. Refer to the data sheets for details.

OPEN DRAIN OPTIONS

PIC1650A, PIC1670 Open-Drain I/O Ports

Any or all of the I/O lines may be specified by the customer to be open drain, that is, the internal pull-up device will be removed. This enables the outputs to be pulled up to ± 10.0 V maximum with an external pull-up resistor, allowing easy interface to external devices requiring a logic one level greater than V_{DD} of the PIC. In the logic one state, the leakage current of the I/O port is $\pm 5\mu A$, maximum

The customer shall specify on the "PIC Series Order Form" the pin number and port name (e.g., "RB3") of each port required to be open drain.

PIC1655A, PIC1656

Open Drain I/O, Input and Output Ports

Any or all of the I/O, input only or output only lines may be specified by the customer to be open drain, that is, the internal pull-up device will be removed. This enables the outputs to be pulled up to +10.0V maximum with an external pull-up register, allowing easy interface to external devices requiring a logic one

level greater than V_{DD} of the PIC. In the logic one state, the leakage current of the I/O port is $\pm 5\mu A$, maximum.

The customer shall specify on the "PIC Series Order Form" the pin number and port name (e.g., "RB3") of each port required to be open drain.

PIC16C55

Input-only, Output-only and I/O Ports

Any or all of the input-only and I/O lines may be specified to have an internal pull-up resistor inserted via a mask option. This allows easy interface to an external transistor or switch without the need for an external pull-up resistor. Furthermore, any or all of the output-only or I/O pull-down transistors can be specified to be removed via a mask option. This facilitates interfacing with external circuitry which has signal swings below V_{SS} . In this case the maximum voltage permitted to be applied to the pin is -12V with respect to $V_{\rm DD}$.

PIC1654

Optional Internal Connection to RTCC

A mask option will allow an internal clock signal whose period is equal to the instruction execution time to drive the real time clock/counter register. In this mode, transitions in the RTCC pin will be disregarded.

PIC1655XT

Prescaler Division Ratio

A mask option will allow the division ratio of the RTCC prescaler to be selected as 1, 2, 4, 8 or 16. Consult the data sheet for the details.

PRELIMINARY

8 Bit Microcomputer

FEATURES

- 32 8-bit RAM registers
- 512 x 12-bit program ROM
- Arithmetic Logic Unit
- Real Time Clock/Counter
- Self-contained oscillator for crystal or LC network
- Access to RAM registers inherent in instruction
- Wide power supply operating range (4.5V to 7.0V)
- Available in two temperature ranges: 0° to 70°C and -40° to 85°C
- 18 pin package
- 2 level stack for subroutine nesting
- Open drain option on all I/O lines
- 12 bi-directional I/O lines
- 2 usec instruction execution time

DESCRIPTION

The PIC1654 microcomputer is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit CPU.


The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and provide enhanced capabilities to power tools, telecommunication systems, traffic lights, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet


easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

The PIC1654 is fabricated with N-Channel Silicon Gate technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with an external crystal, ceramic resonator or LC network to establish the frequency. Inputs and outputs are TTL-compatible.

Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICAL, a powerful macroassembler. PICAL is available in a Fortran IV version that can be run on many popular computer systems. Once the application program is developed several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC1664-1. The PIC1664-1 is a ROM-less PIC microcomputer with additional pins to connect external PROM or RAM and to accept HALT commands. The PFD1007 Field Demo System is available containing a PIC1664-1 with sockets for erasable CMOS PROMs. Finally, the PICES II (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-alone mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is facilitated because the user's program is stored in RAM. With these development tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into the market.

A PIC Series Microcomputer Data Manual is available which gives additional detailed data on PIC based system design.





ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcomputer is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock Counter Register, the Program Counter (PC), the Status Register,

and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions. The Arithmetic Logic Unit contains one temporary working register or accumulator (W Register) and gating to perform Boolean functions between data held in the working register and any file

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 7778.

PIN FUNCTIONS

Signal	Function
OSC1 (input), OSC2 (output)	These pins are the time base inputs to which a crystal, ceramic resonator, LC network, or external single phase clock may be connected. The frequency of oscillation is 8 times the instruction cycle frequency.
RTCC (input)	Real Time Clock Counter. Used by the microprogram to keep track of elapsed time between events. The Real Time Clock Counter Register increments on falling edges applied to this pin. This register (F1) can be loaded and read by the program. This is a Schmitt trigger input. A mask option will allow an internal clock signal whose period is equal to the instruction execution time to drive the real time clock counter register. In this mode, transitions in the RTCC pin will be disregarded.
RA0-3, (input/output)	4 user programmable I/O lines (F5).
RB0-7 (input/output)	8 user programmable I/O lines (F6).
	All inputs and outputs are under direct control of the program. A mask option will allow any I/O pin at the time of ROM pattern definition to be open drain.
MCLR (input)	Master Clear. Used to initialize the internal ROM program to address 777 ₈ and latch all I/O registers high. Should be held low 10-75ms past the time when V _{DD} ≥4.5V, depending on the crystal start up time.
V _{DD}	Power supply.
V _{ss}	Ground.

register.

PIN CONFIGURATION 18 LEAD DUAL IN LINE		
	Top Vie	w
←→ RA2 [•1	18 ☐ RA1 ←→
←→ RA3 [2	17 ☐ RA0 ←>
→ RTCC [3	16 ☐ OSC1←
→ MCLR	4	15 ☐ OSC2 →
→ GND [5	14 ∨ ₀₀ ←
<→ RB0 [6	13 ☐ RB7 ←→
←→ RB1 [7	12 ☐ RB6 ←→
<→ RB2 [8	11 ☐ RB5 ↔
←→ RB3 [9	10 ☐ RB4 ←→
	·	

REGISTER FILE ARRANGEMENT

File (Octal)					Function	_			
F0	select a file re register point	ally implemented egister. F0 is thus ted to by the FSR	useful as an i	ndirect addr d place the r	ess pointer. F esult in W.	For example, '	W+F0-W wi	I add the con	tents of the file
F1	counting up a	ock Counter Reg after zero is reach RTCC register si alue and the exte	ed. The count multaneously	ter incremen with a nega	its on the falli itive transitio	ing edge of th n on the RTC	e input RTC(C pin, the RT	. However, if	data are being
F2	Program Cot program con	unter (PC). The P trol (MOVWF F2)	C is automation. The PC is ni	cally increm ne bits wide	ented during , but only its	each instruc low order 8 b	tion cycle, ai its can be re	nd can be writ ad under prog	tten into unde gram control.
F3	Status Word	Register. F3 can	be altered und	ter program	control only	via bit set, bi	t clear, or MC	OVWF F3 inst	ruction.
		(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)
		1	1	1	1	1	Z	DC	С
	C (Carry):	resultant.	d SUB instruc						cant bit of the
	DC (Digit Ca	rry): For ADD and	SUB instruct	ions, this bit	is set if there	is a carry out	from the 4th I	ow order bit o	of the resultant
	Z (Zero):	Set if the res	ult of an arith	metic opera	tion is zero.				
	Bits: 3-7	These bits a	re defined as	logic ones.					
F4		egister (FSR). Lo am control. Whe							
F5		A (A0-A3) (A4-A7	' defined as ze	roes).					
F5 F6		A (A0-A3) (A4-A7	defined as ze	eroes).					

PIC1654 INSTRUMENT

Basic Instruction Set Summary

Each PIC instruction is a 12-bit word divided into an OP code which specifies the instruction type and one or more operands which further specify the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the

PIC W register. If "d" is one, the result is returned to the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

For an oscillator frequency of 4MHz the instruction execution time is 2 µsec, unless a conditional test is true or the program counter is changed as a result of an instruction. In these two cases, the instruction execution time is 4 µsec.

BYTE-ORIENTED FILE REGISTER OPERATIONS

(11-6)	(5)	(4-0)
OP CODE	đ	f (FILE #)

For d = 0, $f \rightarrow W$ (PICAL accepts d = 0 or d = W in the mnemonic) d = 1, $f \rightarrow f$ (If d is omitted, assembler assigns d = 1.)

Insi	ruction	n-Bina	ry (Oc	tal)	Name	Mnemonic, O	perands	Operation	Status Affected
000	000	000	000	(0000)	No Operation	NOP		_	None
000			111	(0040)	Move W to f (Note 1)	MOVWF	f	W-f	None
000			000		Clear W	CLRW		0W	Z
000			fff		Clear f	CLRF	f	0→f	Z
		dff		(0200)	Subtract W from f	SUBWF	f, d	f - W→d [f+₩+1→d]	C,DC,Z
000			fff	(0300)	Decrement f	DECF	f, d	f - 1→d	Z
000	100		fff	(0400)	Inclusive OR W and f	IORWF	f, d	WVf→d	Z
000	101		fff	(0500)	AND W and f	ANDWF	f, d	W∙f→d	Z
000			fff	(0600)	Exclusive OR W and f	XORWE	f, d	W⊕f→d	Z
000			fff	(0700)	Add W and f	ADDWF	f, d	W+f→d	C,DC,Z
001		dff	fff	(1000)	Move f	MOVF	f, d	f→d	Z
001	001		fff	(1100)	Complement f	COMF	f, d	Ī ⊸d	Z
001	010		fff	(1200)	Increment f	INCF	f, d	f+1→d	Z
001	011	_	fff	(1300)	Decrement f, Skip if Zero	DECFSZ	f, d	f - 1⊶d, skip if Zero	None
001	•		111	(1400)	Rotate Right f	RRF	f, d	f(n)→d(n-1), f(0)→C, C→d(7	r) C
001			fff	(1500)	Rotate Left f	RLF	f, d	f(n)-d(n+1), f(7)-C, C-d(0	o) C
001		dff	fff	(1600)	Swap halves f	SWAPF	f, d	f(0-3)≒f(4-7)→d	None
001				(1700)	Increment f, Skip if Zero	INCFSZ	f, d	f+1-d, skip if zero	None

BIT-ORIENTED (11-8)
FILE REGISTER
OPERATIONS OP COI

(11-8)	(7-5)	(4-0)
OP CODE	b (BIT #)	f (FILE #)

Instruction-Binary (Octal)		ruction-Binary (Octal) Name		Mnemonic,	Operands	Operation	Status Affected	
010 Obb	bff ff	f (2000)	Bit Clear f	BCF	f, b	0→f(b)	None	
010 1bb	bff ff	f (2400)	Bit Set f	BSF	f, b	1 → f(b)	None	
011 0bb	bff ff	f (3000)	Bit Test f, Skip if Clear	BTFSC	f, b	Bit Test f(b): skip if clear	None	
011 1bb		. ,	Bit Test f, Skip if Set	BTFSS	f, b	Bit Test f(b): skip is set	None	

(7-0)

LITERAL AND CONTROL OPERATIONS

<u>`</u>			
OP	CO	DE	k (LITERAL)

(11-8)

Inst	ruction-Binary (Octal) Name I		Inemonic, Operands		Operation	Status Affected			
100	Okk	kkk	kkk	(4000)	Return and place Literal in V	V RETLW	k	k→W, Stack→PC	None
100	1 k k	kkk	kkk	(4400)	Call subroutine (Note 1)	CALL	k	PC+1 → Stack, k → PC	None
				(5000)	Go To address (k is 9 bits)	GOTO	k	k→PC	None
				(6000)	Move Literal to W	MOVLW	k	k→W	None
110	1 k k	kkk	kkk	(6400)	Inclusive OR Literal and W	IORLW	k	kVW→W	Z
				(7000)	AND Literal and W	ANDLW	k	k+WW	Z
				(7400)	Exclusive OR Literal and W	XORLW	k	k⊕W→W	Z

NOTES

- The 9th bit of the program counter in the PIC is zero for a CALL and a MOVWF F2. Therefore, subroutines must be located in program
 memory locations 0-377₈. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.
- 2. When an I/O register is modified as a function of itself, the value used will be that value present on the output pins. For example, an output pin which has been latched high but is driven low by an external device, will be relatched in the low state.

MICROCOMPUTER

SUPPLEMENTAL INSTRUCTION SET SUMMARY

The following supplemental instructions summarized below represent specific applications of the basic PIC instructions. For example, the "CLEAR CARRY" supplemental instruction is equiv-


alent to the basic instruction BCF 3,0 ("Bit Clear, File 3, Bit 0"). These instruction mnemonics are recognized by the PIC Cross Assembler (PICAL).

Instruction-Binar	ry (Octal)	Name	Mnemonic, Operands	Equivalent Operation(s)	Status Affected
010 000 000 0	11 (2003)	Clear Carry	CLRC	BCF 3, 0	
010 100 000 0	11 (2403)	Set Carry	SETC	BSF 3, 0	
010 000 100 0	11 (2043)	Clear Digit Carry	CLRDC	BCF 3, 1	-
010 100 100 0	11 (2443)	Set Digit Carry	SETDC	BSF 3, 1	_
010 001 000 0	11 (2103)	Clear Zero	CLRZ	BCF 3, 2	-
010 101 000 0	11 (2503)	Set Zero	SETZ	BSF 3, 2	
011 100 000 0	11 (3403)	Skip on Carry	SKPC	BTFSS 3, 0	_
011 000 000 0) 1 1 (3003)	Skip on No Carry	SKPNC	BTFSC 3, 0	
011 100 100 0) 1 1 (3443)	Skip on Digit Carry	SKPDC	BTFSS 3, 1	-
011 000 100 0	11 (3043)	Skip on No Digit Carry	SKPNDC	BTFSC 3, 1	_
011 101 000 0	0 1 1 (3503)	Skip on Zero	SKPZ	BTFSS 3, 2	_
011 001 000 0	0 1 1 (3103)	Skip on No Zero	SKPNZ	BTFSC 3, 2	
001 000 1ff f	fff (1040)	Test File	TSTF f	MOVF f, 1	Z
001 000 Off 1	fff (1000)	Move File to W	MOVFW f	MOVF f, 0	Z
001 001 1ff 1 001 010 dff 1	, ,	Negate File	NEGF f,d	COMF f, 1 INCF f, d	z
011 000 000 0 001 010 dff 1		Add Carry to File	ADDCF f, d	BTFSC 3,0 INCF f, d	z
011 000 000 0 000 011 dff		Subtract Carry from File	SUBCF f,d	BTFSC 3,0 DECF f, d	z
011 000 100 (001 010 dff		Add Digit Carry to File	ADDDCF f,d	BTFSG 3,1 INCF f,d	z
011 000 100 0 000 011 dff		Subtract Digit Carry from File	SUBDCF f,d	BTFSC 3,1 DECF f,d	z
101 kkk kkk l	kkk (5000)	Branch	Bk	GOTO k	_
011 000 000 (101 kkk kkk l	, ,	Branch on Carry	BC k	BTFSC 3,0 GOTO k	_
011 100 000 (101 kkk kkk		Branch on No Carry	BNC k	BTFSS 3,0 GOTO k	_
011 100 100 101 kkk kkk	*	Branch on Digit Carry	BDC k	BTFSC 3,1 GOTO k	_
011 001 000 101 kkk kkk	• • • • • • • • • • • • • • • • • • • •	Branch on No Digit Carry	BNDC k	BTFSS 3,1 GOTO k	_
011 101 000 101 kkk kkk		Branch on Zero	BZ k	BTFSC 3,2 GOTO k	_
011 101 000 101 kkk kkk	. , ,	Branch on No Zero	BNZ k	BTFSS 3,2 GOTO k	_

I/O Interfacing

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting thru a PIC I/O Port, the data is latched at the port and the pin

can be connected directly to a TTL gate input. When inputting data thru an I/O Port, the port latch must first be set to a high level under program control. This turns off \mathbf{Q}_2 allowing the TTL open collector device to drive the pad, pulled up by \mathbf{Q}_1 , which can source a minimum of $100\mu\mathrm{A}$. Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.



Programming Cautions

The use of the bidirectional I/O ports are subject to certain rules of operation. These rules must be carefully followed in the instruction sequences written for I/O operation.

Bidirectional I/O Ports


The bidirectional ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port.


Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions.

As an example a B6F operation on bit 5 of F6 (port RB) will cause all eight bits of F6 to be read into the CPU. Then the BSF operation takes place on bit 5 and F6 is re-output to the output latches. If another bit of F6 is used as an input (say bit 0) then bit 0 must be latched high. If during the BSF instruction on bit 5 an external device is forcing bit 0 to the low state then the input/output nature of the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples below.

Successive Operations on Bidirectional I/O Ports

Care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU (MOVF, BIT SET, BIT CLEAR, and BIT TEST) is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. This will happen if $t_{\rm pd}$ (See I/O Timing Diagram) is greater than $\%t_{\rm cy}$ (min). When in doubt, it is better to separate these instructions with a NOP or other instruction.





ELECTRICAL CHARACTERISTICS

Maximum Ratings"
Ambient Temperature Under Bias
Storage Temperature
Voltage on any Pin with Respect to V _{SS}
(except open drain)
Voltage on any Pin with Respect to V _{SS} (open drain)0.3V to +10V
Power Dissipation (Note 1)

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied-operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Standard Conditions (unless otherwise stated):

DC CHARACTERISTICS

Operating Temperature T_A = 0° C to +70° C

Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Power Supply Voltage	V _{DD}	4.5	-	7.0	٧	
Primary Supply Current	I _{DD}	_	_	40	mA	All I/O pins @ V _{DD}
Input Low Voltage	V _{IL}	0.2	_	0.8	V	
Input High Voltage (except MCLR, RTCC & OSC1)	ViH	2.4	_	V _{DD}	v	
Input High Voltage (MCLR, RTCC & OSC1)	V _{IH2}	V _{DD} -1		V _{DD}	v	
Output High Voltage	V _{OH}	2.4		V _{DD}	V	I _{OH} = -100μA provided by internal pullups (Note 2)
Output Low Voltage (I/O only)	V _{OL1}	_	_	0.45	V	I _{OL} = 1.6mA (Note 3)
Input Leakage Current (MCLR, RTCC)	I _{LC}	-5	_	+5	μΑ	$V_{SS} \leqslant V_{IN} \leqslant V_{DD}$
Output Leakage Current (open drain pins)	loL			10	μΑ	0V ≤ V _{PIN} ≤ 9V
Input Low Current (all I/O ports)	I _{IL}	-0.2	_	-2.0	mA	V _{IL} = 0.4V (internal pullup)
Input High Current (all I/O ports)	I _{IH}	-0.1	-0.4		mA	V _{IH} = 2.4V

[†] Typical data is at $T_A = 25^{\circ}\,\text{C}$, $V_{DD} = 5.0\,\text{V}$

- 1. Total power dissipation for the package is calculated as follows:
- $$\begin{split} P_D &= (V_{DD}) \; (I_{DD}) + \Sigma (V_{DD} V_{IL}) \; (|I_{IL}|) + \Sigma (V_{DD} V_{OH}) \; (|I_{OH}|) + \Sigma (V_{OL}) \; (|I_{OL}|). \\ 2. \; Positive current indicates current into pin. Negative current indicates current out of pin. \end{split}$$
- 3. Total I_{OL} for all output pins must not exceed 175 mA.

MICROCOMPUTER

Standard Conditions (unless otherwise stated):

AC CHARACTERISTICS

Operating Temperature T_A = 0° C to +70° C


Characteristic	Sym	Min	Тур	Max	Units	Conditions
Instruction Cycle Time	t _{CY}	2	_	10	μs	0.8MHz -4.0MHz external time base (Note 1)
RTCC Input					 	
Period	t _{RT}	t _{CY} +0.2µs	_	-	-	Note 2
High Pulse Width	t _{RTH}	½t _{CY}	_	_	-]
Low Pulse Width	t _{RTL}	½t _{CY}	_	_	_	1

NOTE:

- 1. Instruction cycle period ($t_{\rm CY}$) equals eight times the input oscillator time base period.
- 2. The maximum frequency which may be input to the $\overline{\text{RTCC}}$ pin is calculated as follows:

$$f_{(\text{max})} = \frac{1}{t_{\text{RT (min)}}} = \frac{1}{t_{\text{CY (min)}} + 0.2\mu\text{s}}.$$
For example:
if $t_{\text{CY}} = 4\mu\text{s}$, $t_{(\text{max})} = \frac{1}{4.2\mu\text{s}} = 238\text{KHz}$.


if
$$t_{CY} = 4\mu s$$
, $t_{(max)} = \frac{1}{4.2\mu s} = 238 \text{KHz}$



MICROCOMPUTE

PIC1654 OSCILLATOR OPTIONS (TYPICAL CIRCUITS)


LC INPUT OPERATION



$$\cos \approx \frac{1}{2\pi \sqrt{L (C_L + C_{INT})}},$$
where $C_{INT} = 10pF$.


Typical values for 4MHz operation: $L = 70 \mu H$ $C_L = 10 pF$

CRYSTAL INPUT OPERATION




* or ceramic resonator

EXTERNAL CLOCK INPUT OPERATION




MASTER CLEAR (TYPICAL CIRCUIT)



The \overline{MCLR} signal only needs to be active low for a minimum of 1 complete instruction cycle, but this assumes power is already applied, and the oscillator is running. For initial start-up at least a 10ms delay after $V_{DD}{\geqslant}4.5V$ should be typically allowed on \overline{MCLR} for a 4 MHz crystal to start up.





$$V_{OL}$$
 (volts)
 I_{OL} VS V_{OL}
 $T_A = 25^{\circ}C$, $V_{DD} = 5.0V$