



Discrete Logic Replacement

Presettable 4-bit Mode N Counter Using PIC12C5XX

Author: Mani.T.K Model Engineering College Kochi Kerala email: epsilon@giasmd01.vsnl.net.in

Here is a simple program using the 8 pin PIC12C508 microcontroller that does the job of a programmable 4bit Mode N up counter. The chip can be used to replace a TTL or CMOS 4-bit counter. Also, the counter can be configured as mode N at the time of power on. The counter can be loaded with a binary value given to D0-D3 during operation, by keeping the Preset pin High. The design utilizes all the pins available. No additional components are required for implementing the design. Currently, the available presettable counter comes with at least 14 pins to achieve this and also to use a 4-bit counter as BCD or Modulo N counter needs external gates. The circuit can work with a maximum clock rate of 50 kHZ.

The chip operating as the counter has the pin configuration as shown below.

Pin Number	Pin Function
1	Vdd
2	Clock Input (Active Low)
3	D3
4	Preset (Active High)
5	D2
6	D1
7	D0
8	Vss

- Note 1: D0 to D3 are the data pins acting as output pins during counting and acts as inputs during Parallel loading and also on Mode set.
 - 2: Grounding the Clock input pin (pin2) and Preset pin (pin 4) at power on reads the pins d0 to d3 and mode is set as the binary value given to d0 to d3 (do is LSB).

The design is implemented as an up counter. It can be easily configured as a down counter by simply changing only one instruction in the software (increment instruction to decrement instruction.).

APPLICATION OPERATION

The operation of the counter is simple. No additional components are needed. It can replace a 4-bit programmable counter. The I/O pins are configured as follows:

PIC12C5XX pin Name	Application pin Name
GP0	D0
GP1	D1
GP2	D2
GP4	D3
GP5	Clock In
GP3	Preset in
VDD	Vcc
Vss	GND

At power on the PIC12C508 initialized and checks if both Clock and preset inputs are in logic low. If both are held at logic low, then data available at D0 to D3 are read by the CPU, and the mode is set accordingly. After this, the CPU looks for the logic levels on clock and Preset and, accordingly, the program branches either to parallel load or to count mode.

One difficult problem that occurred in developing the program was that the Pin GP3 is only an input pin. Here, D3 is bi-directional and GP3 could not be used for it. Hence, it was decided to use GP4 as D3. This created problem in comparing data at inputs with data in registers for setting Modes as well as sending the count values to the output pins. A sub routine called BIT_CHANGE is included for this purpose of changing bit position (bit 4 to bit 3).

It requires a maximum 18 CPU clock cycles for one count. The counter will detect the next counter input clock only after 18 micro seconds if we use a 4MHZ CPU clock. Hence the maximum frequency of operation of the counter is limited to say 50 kHZ. However, this is sufficient for low speed application.

Similarly the output change occurs only a few CPU clock cycles after the counter clock input is activated. For this reason, counter implemented is not suitable as a synchronous counter. But it can be safely used for low frequency circuits as a synchronous counter with fixed propagation delay of several microseconds.

Microchip Technology Incorporated, has been granted a nonexclusive, worldwide license to reproduce, publish and distribute all submitted materials, in either original or edited form. The author has affirmed that this work is an original, unpublished work and that he/she owns all rights to such work. All property rights, such as patents, copyrights and trademarks remain with author.

APPENDIX A: SOURCE CODE

Program for Prese	ettable Mode	N counter.	
COUNT	EQU CHANGE MODE	08 EQU 09 EQU 0A	
;******test for i	nitializatio	n*****	
START	BTFSS	GPIO, 5	; test for clock input (clock for 0)
	BTFSS	GPIO, 3	; test for Preset input (pl for 0)
	GOTO	MODE_SET	;
;******counting p	program*****	* * * * *	
	MOVLW	28	
	TRIS	GPIO	;Initialize do to d3 as output
COUNT_START	BTFSC GOTO MOVF MOVWF BCF BTFSC	GPIO, 5 PL COUNT,0 CHANGE CHANGE,4 COUNT,3	<pre>; check if clock is active(low) ; check for parallel load if no clock ; ; ;For interchanging bit3 with bit4</pre>
	BSF MOVF MOVWF INCF DECF XORWF BTFSS CLRF GOTO	CHANGE, 4 CHANGE, 0 GPIO COUNT, 1 MODE, 0 COUNT, 0 STATUS, 2 COUNT COUNT_START	; ; output the count to d0~d3 ; count= COUNT+1 ;MODE CHECK ;skip if SET
; **********	oarallel load	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
PL	BTFSS GOTO MOVLW TRIS CALL MOVF MOVWF GOTO	GPIO, 3 COUNT_START ff GPIO BIT_CHANGE CHANGE COUNT PL	; check for parallel Load ; goto count mode if pL is not active ; config the d0 to d3 as inputs ; Parallel load the value
;**************	* * * * * * * * * * * * *	* * * * * * * * * * * * * * *	****
MODE_SET	MOVLW, ff TRIS CALL MOVF MOVWF GOTO	GPIO BIT_CHANGE CHANGE MODE START	; make d0 to d3 as inputs ; Read the mode N
BIT_CHANGE	MOVF ANDLW MOVWF BCF BFFSC BSF RETLW	GPIO OF CHANGE CHANGE, 3 CHANGE, 4 CHANGE, 3 00	

; ******END OF PROGRAM********

EPROM AND RAM USAGE

Only 42 EPROM locations are needed for the program. The total RAM locations needed are only 10 bytes including general purpose registers. NOTES: