
Converting from 8051 to Microchip Assembler: A Quick Reference

<i>Author: Gaurang Kavaiya Microchip Technology Inc.</i>
--

INTRODUCTION

When migrating assembly language programs from one family of microcontrollers to another, the first question is almost always: "What's the equivalent opcode?" Some operations, like addition and subtraction, are self-evident and practically universal. Other instructions may have some subtle differences in syntax or spelling that make direct conversions a bit trickier. Occasionally, some instructions simply don't have a direct equivalent in the target set, or an equivalent exists but is explained in different terms. Another question that arises is that of addressing modes. Typically, Direct and Indirect Addressing modes are standard in all architectures. However, they tend to be different in limitations and feature set.

To help simplify the conversion process, this application note provides a table of the instruction set of the 8051 8-bit microcontroller family and their equivalents in the PICmicro[®] instruction sets (Table 1). It is organized alphabetically by the 8051 instruction mnemonic in the first column, followed by the common description of the operation and the closest equivalent opcode or opcode sequence in the Microchip PIC16 and PIC18 instruction sets. In addition, the size of the instructions (in words or bytes, as appropriate) and the number of machine or instruction cycles required for execution are listed for each entry.

There are some instructions in the PICmicro[®] architecture that do not have exact equivalents in the 8051 architecture. For the convenience of users more familiar with 8051 instructions, these are listed separately in Table 2. They are organized by the PIC18 mnemonic in the first column, followed by the PIC16 equivalent, the closest 8051 equivalent or equivalent sequence and the common description. Again, information on the instruction size and execution time is provided.

It is important to remember that this reference list is only a starting point for code conversion. There are several considerations to keep in mind when moving code from 8-bit 8051 devices to PICmicro devices:

1. The basic processor architecture is significantly different. The 8051 processor core is a von Neumann machine which places data and program memory in the same flat memory space and accesses all information through a single bus. In contrast, all PICmicro processor cores are Harvard machines which use separate data and program memory spaces and two separate busses.
2. Both the 8051 and PICmicro devices use a data memory that is 8 bits wide. With their core architecture, 8051 devices are also limited to 8-bit wide program memories as well. Microchip PICmicro devices, on the other hand, have program memories that are either 14 bits or 16 bits wide (PIC16 and PIC18 families, respectively).
3. The 8051 devices result in greater variance in the size of instructions, from one to three bytes (depending on the operand requirements of the instruction). In contrast, PICmicro instructions are mostly single-word (two bytes) with a small amount of two-word instructions. In general, the first byte of the opcode represents the instruction, while the second byte represents the data or address payload.

4. Addressing modes in 8051 and their equivalents in PIC[®] microcontrollers:

- a) Direct Addressing: Both the PIC and the 8051 architecture support the Direct Addressing mode, where an 8-bit address is specified in the operand. On the 8051, only the lower 128 bytes of RAM and SFRs can be accessed in this mode. On the PIC architecture, the entire data memory is accessible in this mode.
- b) Indirect Addressing: Both the PIC MCUs and the 8051 support this mode, where a register contains the address of the operand. The 8051 cannot access SFRs in this mode. It can access both internal and external memory in this mode. PIC devices can access whole data memory and SFRs in this mode. PIC devices cannot access external memory data in this mode (some devices on the PIC18 architecture offer external data memory; however, it is accessed in Indexed Addressing mode).
The 8051 uses R0, R1 and DPTR for indirect access. PIC devices use File Select Registers (FSR) for Indirect Addressing. The FSRs also provide the options for pre-increment, post-increment, post-decrement and the use of 8-bit offsets on PIC18 devices.
- c) Register Instructions: The register banks on the 8051 can be accessed by certain instructions that carry 3-bit information. This mode is available only on the 8051.
- d) Register Specific Instructions: On the 8051, some instructions are specific to certain registers (e.g., `CPL A`). On the PIC MCUs, most of the instructions can work on any register (e.g., same instruction as `COMF M, F`).
- e) Immediate Constants: The value of constant (literal) is in opcode. On the 8051, the Immediate Constants is one addressing mode and it can be used with many instructions. In PIC architecture, different equivalent instructions handle Immediate Constants. These are documented under literal-based operations.

- f) Indexed Addressing: Only program memory is accessed in this mode on the 8051. It is used to read the program memory content. On the PIC16, this is implemented through program memory access SFRs. On the PIC18, `TBLRD` instructions provide the read access to program memory. This instruction also provides options to pre-increment, post-increment and post-decrement the access pointers. The PIC architecture provides a way to write to program memory. The PIC18 implements various options for `TBLWT` (table write, similar to table read). The 8051 architecture does not provide instructions to write to program memory.

The external data memory on some of the PIC18 devices can be accessed in this mode.

5. The 8051 implements 128 bits of bit addressable memory. Some of the instructions can directly operate on these bit variables. Some of the SFRs are accessible in bit addressing modes. In PIC architecture, any bit in data memory is accessible through bit access instructions. Some of the instructions with bit addressing modes in the 8051 do not have equivalent instructions in PIC architecture.
6. The classic 8051 architecture supports only 384 bytes of internal RAM. However, the variant of the architecture with expanded RAM exists. This provides additional internal RAM. This RAM is mapped as external RAM and one needs to access it in a way similar to external RAM (e.g., `MOVX` instruction). On the PIC devices, the entire internal RAM (up to 4K on the PIC18) is accessed in the same way through direct and indirect addressing.
7. The equivalent register and FSR name 4-bit location/function are different in both architectures (e.g., `PSW` in the 8051 is equivalent to the Status register in PICmicro devices). Users are encouraged to review the documentation for both architectures.

All of these differences can significantly change the way that both data and logical program structures are implemented. This is particularly true when indexed and indirect addressing methods are used to direct code execution. Users are encouraged to review existing Microchip application notes for the appropriate family to get an idea of how different applications are implemented.

TABLE 1: 8051 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS

8051			Microchip							
Instruction	Bytes	Cycles	Operation		PIC16		PIC18			
					Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles
ACALL	2	2	Absolute Call		CALL	1	2	RCALL rel	2	2
ADD	1-2	1	Add without Carry ⁽¹⁾		ADDWF M, F	1	1	ADDWF M, F	2	1
ADD A #data	2	1	Add Literal and WREG (Accumulator) ⁽²⁾		ADDLW	1	1	ADDLW	2	1
ADDC	1-2	1	Add with Carry ⁽¹⁾		BTFS STATUS, C INCF M, F ADDWF M, F	3	3	ADDWFC M, F	2	1
AJMP	2	2	Absolute Jump		GOTO Addr	1	2	BRA rel	2	2
ANL	1-3	1-2	Logical AND ⁽¹⁾		ANDWF M, F	1	1	ANDWF M, F	2	1
ANL A #data	3	2	Logical AND Literal with WREG (Accumulator) ⁽²⁾		ANDLW	1	1	ANDLW	2	1
ANL Bit	2	2	Logical AND for bit variables		No equivalent instruction					
CJNE	3	2	Compare and Jump if Not Equal ⁽¹⁾		SUBWF M, W BTFS STATUS, Z GOTO Addr	3	4	CPFSEQ M BRA Addr	4	4
CLR A	1	1	Clear Accumulator ⁽⁵⁾		CLRWF M, F	1	1	CLRF WREG	2	1
CLR bit	1-2	1	Clear Memory		CLRF M, F	1	1	CLRF M, F	2	1
CPL A	1	1	Clear bit		BCF M, F	1	1	BCF M, F	2	1
CPL bit	1-2	1	Complement Accumulator (Memory) ⁽⁵⁾		COMF M, F	2	2	COMF M, F	2	1
	1-2	1	Complement bit		MOVLW # XORWF M, F	2	2	BTG M, F	2	1

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

- Note 1:** Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.
- 2:** Immediate addressing version of instruction; equivalent to Immediate Addressing mode in 8051 architecture.
- 3:** Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note, AN617, "Fixed Point Routines" (DS00617).
- 4:** Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.
- 5:** Register specific instruction on 8051 architecture. On PICmicro devices, it works on all memory locations.

TABLE 1: 8051 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

8051			Microchip						
Instruction	Bytes	Cycles	PIC16		PIC18				
			Instruction(s)	Words	Instruction(s)	Bytes			
DAA	1	1	ADDLW 0x06 BTFS STATUS, DC GOTO \$+3 ADDLW 0x10 GOTO \$+2 ADDLW 0xFA ADDLW 0x60 BTFS STATUS, DC ADDLW 0xA0	9	10	DAW	2	1	
DEC	1-2	1	DEC F, F	1	1	DEC F, F	2	1	
DIV	1	4	Divide Routine	41	269	Divide Routine	50	55	
DJNZ	2-3	2	Decrement and Jump if Not Zero	3	4	DCFSNZ M, F BRA rel	4	3	
INC	1-2	1	Increment ⁽¹⁾	1	1	INCF M, F	2	1	
INC DPTR	1	2	Increment Data Pointer	1	1	INFSNZ FSR0L, F INCF FSR0H, F	4	2	
JB Bit, rel	3	2	Jump if bit set	2	3	BTFS M, n BRA rel	4	3	
JBC Bit, rel	3	2	Jump if bit set and Clear bit	No equivalent instruction					
JC rel	2	2	Jump if Carry is set	2	3	BC rel	2	2	
JMP @A + DPTR	1	2	Jump Indirect	1	2	MOVWF PCL	2	2	
JNB bit, rel	3	2	Jump if bit is not set	2	3	BTFS M, n BRA rel	4	3	

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

- Note 1:** Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.
- 2:** Immediate addressing version of instruction; equivalent to Immediate Addressing mode in 8051 architecture.
- 3:** Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note, AN617, "Fixed Point Routines" (DS00617).
- 4:** Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.
- 5:** Register specific instruction on 8051 architecture. On PICmicro devices, it works on all memory locations.

TABLE 1: 8051 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

8051			Microchip			
Instruction	Bytes	Cycles	PIC16		PIC18	
			Instruction(s)	Words	Instruction(s)	Bytes
JNC rel	2	2	BTFSS STATUS, C GOTO rel	2	BNC rel	2
JNZ rel	2	2	BTFSS STATUS, Z GOTO rel	2	BNZ rel	2
JZ rel	2	2	BTFSC STATUS, Z GOTO rel	2	BZ rel	2
LCALL addr16	3	2	CALL Addr	1	CALL Addr	4
LJMP addr16	3	2	GOTO Addr	1	GOTO Addr	4
MOV N, M	1-3	1-2	MOVF M, W MOVWF N	2	MOVFF N, M	4
MOV A, #data	2	1	MOVLW #	1	MOVLW #	2
MOV Db Sb	2	1-2	No equivalent instruction			
MOV DPTR, #data16	3	2	MOVLW data MOVWF FSR	2	LFSR data	1
MOVC	1	2	No equivalent PIC16 instruction		TBLRD*	1
MOVX	1	2	No equivalent PIC16 instruction		TBLRD*	1
MUL AB	1	4	Multiply Routine	21	MULWF M, F	2
NOP	1	1	NOP	1	NOP	2
ORL Bit	1-3	1-2	IORWF M, F	1	IORWF M, F	2
POP	2	2	No equivalent instruction			
PUSH	2	2	No equivalent PIC16 instruction		POP	2
RET	1	2	No equivalent PIC16 instruction		PUSH	2
RETI	1	2	RETURN	1	RETURN	2
			RETFIE	1	RETFIE	2

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

- Note 1:** Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.
- 2:** Immediate addressing version of instruction; equivalent to Immediate Addressing mode in 8051 architecture.
- 3:** Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note, AN617, "Fixed Point Routines" (DS00617).
- 4:** Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.
- 5:** Register specific instruction on 8051 architecture. On PICmicro devices, it works on all memory locations.

TABLE 1: 8051 INSTRUCTIONS AND THEIR MICROCHIP EQUIVALENTS (CONTINUED)

8051			Microchip								
Instruction	Bytes	Cycles	Operation		PIC16		PIC18				
					Instruction(s)	Words	Cycles	Instruction(s)	Bytes	Cycles	
RL	1	1		Rotate Accumulator Left	No equivalent PIC16 instruction			RLNCF M, F	2	1	
RLC	1	1		Rotate Accumulator Left through Carry ⁽¹⁾		RLF M, F	1	1	RLCF M, F	2	1
RRC	1	1		Rotate Accumulator Right ⁽¹⁾	No equivalent PIC16 instruction			RRNCF M, F	2	1	
RRC	1	1		Rotate Accumulator Right through Carry ⁽¹⁾		RRF M, F	1	1	RRCF M, F	2	1
SETB	1-2	1		Set bit		BSF M, F	1	1	BSF M, F	2	1
SJMP rel	2	2		Short Jump		GOTO rel	1	2	BRA rel	2	2
SUBB	1-2	1		Subtract with Borrow ⁽¹⁾		BTFSS STATUS, C INCF M, F SUBWF M, F	2	1	SUBWFB M, F	2	1
SWAP A	1	1		Swap nibbles within the Accumulator ⁽⁵⁾		SWAPF M, F	1	1	SWAPF M, F	2	1
XCH	1-2	1		Exchange Accumulator with byte variable	No equivalent instruction						
XCHD	1	1		Exchange Digit							
XRL	1-3	1-2		Logical Exclusive OR for byte variables ⁽¹⁾		XORWF M, F	1	1	XORWF M, F	2	1
XRL A #data	2	1		Exclusive OR Literal with WREG (Accumulator)		XORLW	1	1	XORLW	2	1

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

- Note 1:** Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.
- 2:** Immediate addressing version of instruction; equivalent to Immediate Addressing mode in 8051 architecture.
- 3:** Reference routines are the 8-bit fixed-point Multiply and Divide routines specified in the Microchip application note, AN617, "Fixed Point Routines" (DS00617).
- 4:** Reference routine for PIC18 devices is the 8-bit fixed-point Divide routine provided with the Microchip MPLAB® C18 C compiler.
- 5:** Register specific instruction on 8051 architecture. On PICmicro devices, it works on all memory locations.

TABLE 2: MICROCHIP PIC18 INSTRUCTIONS WITHOUT EXACT EQUIVALENTS IN THE 8051 FAMILY

Equivalent to PIC18		Microchip				Operation		8051	
Equivalent to PIC18	#Bytes	#Cycles	Equivalent to PIC16	#Words	#Cycles	Operation	Name	#Bytes	#Cycles
BN rel	2	2	BTFSZ M, 7 GOTO Addr	2	3	Branch if Negative	No equivalent instruction		
BNN rel	2	2	BTFSZ M, 7 GOTO Addr	2	3	Branch if Not Negative	No equivalent instruction		
BNV rel	2	2	BTFSZ STATUS, OV GOTO Addr	2	3	Branch if Not Overflow	JNB PSW.2 rel	3	2
BOV rel	2	2	BTFSZ STATUS, OV GOTO Addr	2	3	Branch if Overflow	JB PSW.2 rel	3	2
CLRWDT	2	1	CLRWDT	1	1	Clear Watchdog Timer	No equivalent instruction		
CPFSZ M	2	2	No equivalent PIC16 instruction			Compare M with W, skip if M > W	No equivalent instruction		
CPFSLT M	2	2	No equivalent PIC16 instruction			Compare M with W, skip if M < W	No equivalent instruction		
DECFSZ M, F	2	2	DECFSZ M, F	1	2	Decrement M, skip if 0 ⁽¹⁾	DEC JNZ	3-4	3
INCFSZ M, F	2	2	INCFSZ M, F	1	2	Increment M, skip if 0 ⁽¹⁾	INC JNZ	3-4	3
INFSNZ M, F	2	2	No equivalent PIC16 instruction			Increment M, skip if not 0 ⁽¹⁾	INC JZ	3-4	3
MOVLB #	2	1	BSF/BCF STATUS, RP0 BSF/BCF STATUS, RP1	2	2	Move Literal to BSR	CLR/SETB PSW.3 CLR/SETB PSW.4	4	2
NEGF M, F	2	1	COMF M, F INCF M, F	2	2	Negate (Two's Complement)	XCH A, M CPL A INC A XCH A, M	6	4
RESET	2	1	No equivalent PIC16 instruction			Reset	No equivalent instruction		
RETLW	2	2	RETLW	2	2	Return Literal to W	MOV A # RET	3	3

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.

TABLE 2: MICROCHIP PIC18 INSTRUCTIONS WITHOUT EXACT EQUIVALENTS IN THE 8051 FAMILY

Microchip						8051			
Equivalent to PIC18	#Bytes	#Cycles	Equivalent to PIC16	#Words	#Cycles	Operation	Name	#Bytes	#Cycles
SETF	2	1	MOVLW 0xFF MOVWF M	2	2	Set File to all '1's	MOV M, #	3	2
SLEEP	1	1	SLEEP	1	1	Enter Sleep (Power-down) mode	MOV A, #0x2 ORL PCON, A	4	2
SUBWF M, F	2	1	SUBWF M, F	1	1	Subtract W from M ⁽¹⁾	No equivalent instruction		
TBLRD (*+; *-; +*)	2	2	No equivalent PIC16 instruction			Table Read with pointer manipulation	No equivalent instruction		
TBLWT (*; *+; *-; +*)	2	2	No equivalent PIC16 instruction			Table Write with pointer manipulation	No equivalent instruction		
TSTFSZ M	2	2	No equivalent PIC16 instruction			Test M, skip if 0	CJNE M, #0, rel	3	2

Legend: For PICmicro mnemonics: M = memory location, n = specific bit location, F = file register, addr = full 13-bit or 20-bit address, rel = 8-bit or 11-bit offset, WREG = W register (equivalent to accumulator in 8051 architecture).

Note 1: Direct or indirect addressing version of instruction depending on the registers selected by M and F; equivalent to Direct, Indirect or Indexed Addressing modes in 8051 architecture.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELoQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034
Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848
Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888
Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966
Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950
Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing

Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100
Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200
Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506
Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700
Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380
Fax: 86-755-8295-1393

China - Shunde

Room 401, Hongjian Building
No. 2 Fengxiangnan Road, Ronggui Town
Shunde City, Guangdong 528303, China
Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaughnessy Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5932 or
82-2-558-5934

Singapore

200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch
30F - 1 No. 8
Min Chuan 2nd Road
Kaohsiung 806, Taiwan
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan

Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark

Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands

P. A. De Biesbosch 14
NL-5152 SC Drunen, Netherlands
Tel: 31-416-690399
Fax: 31-416-690340

United Kingdom

505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869
Fax: 44-118-921-5820

07/28/03