
Implementing a LIN Slave Node on a PIC18F1320

*Author: Ross M. Fosler
Microchip Technology Inc.*

INTRODUCTION

This application note presents a LIN slave driver for the PIC18F1320 using the Enhanced USART (EAUSART) module. There are many details to this firmware design; however, this application note focuses mainly on how to set up and use the driver. Therefore, the LIN system designer should be able to get an application running on LIN quickly without spending a significant amount of time on the details of LIN.

Many details about the firmware design are provided at the end of this document for the curious designer who wants to learn a little more about LIN and this driver implementation.

The information in this application note is presented with the assumption that the reader is familiar with LIN specification v1.2, the most current specification available at the time this document was written. Therefore, not all details about LIN are discussed. Refer to the References section of this document for additional information.


DRIVER RESOURCES

The first question that must be asked is: "Will this driver work for my application?" The next few sections can help those who would like to know the answer to this question and quickly decide whether this is the appropriate driver implementation or device for their application. The important elements that have significant weight on this decision include available process time, resource usage, and bit rate performance.

Process Time

Available process time is dictated predominately by bit rate, clock frequency, and code execution. Fortunately, the driver implementation for the PIC18F1320 uses the Enhanced USART module. This hardware resource puts more processing in hardware and less demand for firmware; therefore, the average available process time is relatively high. Figure 1 shows the approximate average available process time for FOSC equal to 8 MHz. (This time evaluation includes only the operation of the driver; Timer0 process handling is not included.)

FIGURE 1: AVAILABLE PROCESS TIME AT 8 MHz

**Resource Usage**

The resource usage is minimal on the PIC18F1320. Only two hardware modules are used. The EAUSART module is used for communications, and the Timer0 module is used for bus and frame timing.

Similarly, the driver consumes only a small portion of the memory resources. The driver alone (not including the application and event tables) uses 215 words of program memory and 14 bytes of data memory.

Bit Rate


The driver is designed to achieve up to the maximum bit rate defined by the LIN specification, 20000 bps, using the internal 8 MHz clock source. Figure 2 shows the recommended operating regions.

Summary

The LIN slave driver takes advantage of the Enhanced USART module to handle most of the otherwise demanding processing, so process time is of little concern for most applications. Timer0 is the only other resource, and it interrupts at the bit rate. Therefore, the driver can run virtually transparent in the background without significant interference to the application. This means there is plenty of time for firmware dominant applications. In addition, the PIC18F1320 has additional hardware features, such as PWM, CCP, A/D, and multiple timers.

Since most of the resources, including process time, are available, this driver is well suited for high demand, high process time applications. Some examples include complex motor controls, instrumentation, multiple feedback applications, and possibly, low to moderate speed engine controls.

FIGURE 2: RECOMMENDED OPERATING REGIONS



SETTING UP THE DRIVER

Now that the decision has been made to use this driver, it is time to set up the firmware and start building an application. For an example, a complete application provided in the appendixes, is built together with the LIN driver. The code provided is actually a simple, yet functional application, demonstrating a generic LIN I/O node.

Here are the basic steps required to set up your project:

1. Set up a project in MPLAB® IDE. Make sure you have the important driver files included in your project:
`lin.asm`, `timer.asm`, and `linevent.asm`.
2. Include a main entry point in your project, `main.asm`. Edit this file as required for the application. Make sure that the interrupt is set up correctly, and initialize the driver. Also ensure any external symbols are included.
3. Edit `linevent.asm` to respond to the appropriate IDs. This could be a table or some simple compare logic. Be certain to include any externally defined symbols.
4. Add any additional application related modules. The example uses `memio.asm` for application related functions related to specific IDs.
5. Edit the `lin.def` file to setup the compile time definitions of the driver. The definitions determine how the driver functions.


The Project

The first step is to set up the project in MPLAB IDE. Figure 3 shows an example of what the project setup should look like. The following files are required for the LIN driver to operate:

- `lin.lkr` - linker script file
- `main.asm` - the main entry point into the program
- `timer.asm` - Timer0 control
- `lin.asm` - the LIN driver
- `linevent.asm` - LIN event handling table

Any additional files are defined by the system designer for the specific application. For example, Figure 3 lists an additional project file, `memio.asm`. This particular file is used for handling I/O operations on RAM in the example application. Other files could be added and executed through the main module, `main.asm`, and the event handler.

FIGURE 3: PROJECT SETUP



The Main Module

The `main.asm` module contains the entry point into the program, which is where the driver, hardware, and variables should be initialized. To initialize the driver, call the `l_init_hw` function (refer to Appendix B for an example).

Within the main module is the interrupt vector. This is where the driver function, `l_txrx_driver`, must be called as shown in Example 1. Within the function, the interrupt flag for the EAUSART module is automatically checked.

The timer function is also placed in the interrupt. The example firmware uses Timer0 for bit timing; however, the LIN designer can choose any timer and write the appropriate code. Again, Example 1 shows the placement within the interrupt. Refer to Appendix B for details about the `UpdateTimer` function.

EXAMPLE 1: INTERRUPT VECTOR CODE EXAMPLE

```

_INTERRUPT_V  CODE 0x0008
  CALL      UpdateTimer      ; Update time
  CALL      l_txrx_driver    ; Check for any incoming data

  RETFIE      FAST

```

Definitions

There are a few compile time definitions, all of them located in `lin.def`, that are used to set up the system. Table 1 lists and describes these definitions. The definitions are also listed in Appendix A.

TABLE 1: COMPILE TIME DEFINITIONS

Definition Name	Value	Description
FOSC	d'8000000'	This value is the frequency of the oscillator source.
BIT_RATE	d'9600'	This value is the bit rate for the slave node.
BIT_RATE_ERR	d'15'	This is the allowable bit rate error defined in the LIN specification.
MAX_IDLE_TIME	d'25000'	This value is the maximum IDLE bus time. The LIN specification defines this to be 25000.
MAX_HEADER_TIME	d'49'	This value is the maximum allowable header time. The LIN specification defines this to be 49.
MAX_TIME_OUT	d'128'	This is the maximum time allowed to wait after the wake-up request has been made.

LIN Events

LIN event functions are where the ID is decoded to determine what to do next, transmit, receive, and how much. The designer should edit or modify the event function to handle specific LIN IDs (refer to Appendix B for an example). One possibility is to set up a jump table, which is useful for applications that require responding to multiple IDs. Another option is to set up some simple compare logic.

Application Modules

The application firmware must be developed somewhere in the project. The firmware can be in main or in separate modules; however, from a functional perspective it does not matter. The example firmware uses a separate ID module for individual handling of application associated functions. The most important part to remember is to include all of the external symbols that are used. The symbols used by the driver are in `lin.inc`, which should be included in every application module.

The modules that are set up in the example have two parts. One part is the handler for the ID Event. This small function is used to set up the driver to handle the data. Any other functions are part of the application.

USING THE DRIVER

After setting up a project with the LIN driver's necessary files, it is time to start using the driver. This section presents pertinent information about using the driver. The important information addressed is:

- Handling finish flags
- Handling error flags
- State flags within the driver
- LIN ID events
- Bus wake-up

The source code provided is a simple example on using the LIN driver in an application.

Finish Flags

There are two flags that indicate when the driver has successfully transmitted or received data. The receive flag is set when data has been received without error. This flag must be cleared by the user after it is handled. Likewise, the transmit flag indicates when data has been successfully transmitted without error. The transmit flag must also be cleared by the user after it is handled. Refer to Appendix A for the list of flags and their definitions.

Error Flags

Certain error flags are set when expected conditions are not met. For example, if the slave failed to generate bit timing within the defined range, a sync error flag will get set in the driver.

Errors are considered fatal until they are handled and cleared. Thus, if the error is never cleared, then the driver will ignore incoming data.

The following code, shown in Example 2, demonstrates how to handle errors within the main program loop. This example only shows a response to a bus time-out error. This same concept can be applied to other types of errors.

EXAMPLE 2: ERROR HANDLING

```
.
.
MOVF    LIN_STATUS_FLAGS, W    ;Errors?
BNZ     LinErrorHandler
.
.
.
LinErrorHandler
BTFS    LE_BTO                ; Was the
BRA     PutToSleep            ; bus time exceeded?

CLRF    LIN_STATUS_FLAGS      ; Reset
BRA     Main                  ; errors
```

Notice that the errors are all contained within a single register. So the `LIN_STATUS_FLAGS` register can be checked for zero to determine if any errors did occur.

Driver State Flags

The LIN driver uses state flags to remember where it is between received bytes. After a byte is received, the driver uses these flags to decide what is the next unexecuted state, then jumps to that state. One very useful flag is the `LS_BUSY` flag. This bit indicates when the driver is active on the bus, so this flag could be used in applications that synchronize to the communications on the bus. The other flags indicate what has been received and what state the bus is in. Refer to Appendix A for descriptions of the state flags.

ID Events and Functions

For each ID there is an event function. The event function is required to tell the driver how to respond to the data following the ID. For example, does the driver need to prepare to receive or transmit data. Also, how much data is expected to be received or transmitted.

For successful operation, three variables must be initialized: a pointer to data memory, frame time, and the count, as shown in Example 3.

EXAMPLE 3: VARIABLE INITIALIZATION

```

MOVLW High ID00_BUFF; Set the pointer
MOVWF LIN_POINTER
MOVLW Low ID00_BUFF
MOVWF LIN_POINTER + 1

MOVLW d'43' ; Adjust the frame time
ADDWF FRAME_TIME, F
MOVLW 0x02 ; Setup the data count
MOVWF LIN_COUNT
RETLW 0x00 ; Read

```

The pointer to memory tells the driver where to store data or where to retrieve data. The frame time is the adjusted time based on the amount of bytes to expect. Typically, the frame time register will already have time left over from the header, so time should be added to the register. For two bytes, this would be an additional $(30 + 1) * 1.4$ bit times, or 43; the value 30 is the total bits of data, START bits, and STOP bits, plus the checksum bits. The counter simply tells the driver how much data to operate on. Note that the count must always be initialized to something greater than zero for the driver to function properly.

Waking the Bus

A LIN bus wake-up function, `l_tx_wakeup`, is provided for applications that need the ability to wake the bus up. Calling this function will broadcast the wake-up request character.

IMPLEMENTATION


There are four functions found in the associated example firmware that control the operation of the LIN interface:

- LIN Transmit/Receive Driver
- LIN Timekeeper
- LIN Hardware Initialization
- LIN Wake-up

The Driver

The Enhanced USART module is the key element used for LIN communications. Using the Enhanced USART module as the serial engine for LIN has certain advantages. One particular advantage is it puts serial control in the hardware rather than in the software. Thus, miscellaneous processing can be performed while data is being transmitted or received. With this in mind, the Slave Node LIN Protocol Driver is designed to run in the background, basically as a daemon.

The driver is interrupt driven via the EAUSART receive interrupt. Because of the physical feedback nature of the LIN bus (Figure 4), a EAUSART receive interrupt will occur regardless of transmit or receive operations. Bit flags are used to retain information about various states within the driver between interrupts. In addition, status flags are maintained to indicate errors during transmit or receive operations.

FIGURE 4: SIMPLIFIED LIN TRANSCEIVER**STATES AND STATE FLAGS**

The LIN driver uses state flags to remember where it is between interrupts. When an interrupt occurs, the driver uses these flags to decide what is the next unexecuted state, then jumps to that state. Figure 5 and Figure 6 outline the program flow through the different states. The state flags are listed in Table A-4 of Appendix A.

SYNCHRONIZATION

The EAUSART module has an advanced feature; it has the ability to automatically detect the bit rate. While receiving the serial data 0x55 (character 'U'), the clock cycles are counted to determine what the incoming bit rate is. This hardware feature is used to perform synchronization.

TX/RX TABLE

A transmit/receive table is provided to determine how to handle data after the node has successfully received the ID byte. The table returns information to the driver about data size and direction. The coding of this table must be defined for the application.

STATUS FLAGS

Within various states, status flags may be set depending on certain conditions. For example, if the slave receives a corrupted checksum, then a checksum error is indicated through a status flag. Unlike state flags, status flags are not reset automatically. Status flags are left for the LIN system designer to act upon within the higher levels of the firmware.

LIN Timers

The LIN specification identifies maximum frame times and bus IDLE times. For this reason, a timekeeping function is implemented. The time keeping function works together with the driver and the transmit and receive functions. Essentially, the driver and the transmit and receive functions update the appropriate time, bus and frame time, when called. Figure 5 and Figure 7 show where the timers are updated.

The timekeeping function is implemented independent of a timing source. All that is required is that the time keeping function be called at least once per bit time. The example firmware provided (see Appendix B) uses the Timer0 module; however, it is possible to use any other time source. Some examples include using Timer1, Timer2, or even an external time source into an interrupt pin.

Hardware Initialization

An initialization function is provided to set up the necessary hardware settings, basically the EAUSART. Also, the state and status flags are all cleared. Flags related to hardware interrupts and timers are not modified.

Wake-up

The only time the slave can transmit to the bus without a request is when the bus is sleeping. Basically, any slave can transmit a wake-up signal. For this reason, a wake-up function is defined, and it sends a wake-up signal when called.

FIGURE 5: RECEIVE HEADER PROGRAM FLOW




FIGURE 6: TRANSMIT/RECEIVE MESSAGE PROGRAM FLOW





FIGURE 7: TIMEKEEPING PROGRAM FLOW



DETERMINING OPERATING REGION

It is important to understand the relationship between bit rate and clock frequency when designing a slave node in a LIN network. This section focuses on developing this understanding based on the LIN specification. It is assumed that the physical limits defined in the LIN specification are reasonable and accurate; therefore, this section merely uses the defined physical limits and does not present any analysis of the limits defined for the physical interface to the LIN bus. Essentially, the focus of this section is to analyze the firmware and its performance based on the defined conditions in LIN Protocol Specification v1.2.

General Information

Some general information used throughout the analysis is provided here.

DATA RATE VS. SAMPLING RATE

There are essentially two rates to compare, the incoming data rate and the sampling rate. The slave node only has control of the sampling rate. Therefore, for this discussion, the logical choice for a reference is the incoming data rate, B_I . The equations that follow assume B_I is the ideal data rate of the system.

BASE EQUATIONS

The frequency/bit rate relationship of the EAUSART module is defined as:

$$X = \frac{F_{osc}}{4B} - 1$$

The value X represents the 16-bit value loaded in the SPBRG register. A more useful form of the equation is as follows:


$$B = \frac{F_{osc}}{4(X+1)}$$

This shows bit rate as a function of frequency and X .

SAMPLING

The EAUSART does a three sample majority detect of the incoming signal, shown in Figure 8. Analytically, this looks like a single sample at the center with some noise immunity, and this is assumed in the analysis.

FIGURE 8: MAJORITY DETECT



RELATING CLOCK FREQUENCY ERROR TO BIT ERROR

The LIN Protocol Specification v1.2 refers to clock frequency error rather than bit error. Because of this, technically, the LIN system designer must design the system with like clock sources, which is rather impractical. It is more feasible to have clock sources designed for the individual needs of the node. For this reason, all of the equations in this section refer to bit error rather than frequency error. The following equation relates frequency error to bit rate error.

$$\frac{1}{1 + E_F} - 1 = E_B$$

For very low clock frequency errors, the bit rate error can be approximated by:

$$-E_F \approx E_B$$

Thus, a $\pm 2\%$ frequency error is nearly the same bit rate error.


Acceptable Bit Rate Error

The LIN Protocol Specification v1.2 allows for a $\pm 2\%$ error for master - slave communications. This section evaluates this tolerance based on specified worst case conditions (slew rate, voltage, and threshold) and the EAUSART module design.

IDEAL SAMPLING WINDOW


It is relatively easy to see the maximum allowed error in the ideal situation. Ideal is meant by infinite slew rate with a purely symmetrical signal, like the signal shown in Figure 9.

FIGURE 9: IDEAL WINDOW



If the data sampling is greater or less than half of one bit time, T_E , over nine bits, the last bit in one byte will be interpreted incorrectly. Figure 10 depicts how data may be misinterpreted because the incoming bit rate is misaligned with the sampling bit rate.

FIGURE 10: DATA VS. SAMPLING



The two equations that give the maximum and minimum bit rates based on time shifting, $T_E = \pm 1/(2B)$, are:


$$\frac{1}{B} - \frac{T_E}{9} = \frac{1}{B_{max}} \quad , \quad \text{and} \quad \frac{1}{B} + \frac{T_E}{9} = \frac{1}{B_{min}}$$

SHORTENED WINDOW DUE TO SLEW RATE

Although the ideal sampling window may be a useful approximation at very low bit rates, slew rate and threshold must be accounted for at higher rates. Thus, the ideal analysis serves as a base for more realistic analysis.

The LIN specification defines a tolerable slew rate range and threshold. The worst case is the minimum slew rate at the maximum voltage, 1 V/ μ s and 18V according to LIN Protocol Specification v1.2. The threshold is above 60% and below 40% for valid data. Figure 11 shows the basic measurements.

FIGURE 11: ADJUSTED BIT TIME ERROR



Taking the difference of the ideal maximum time and the slight adjustment due to specified operating conditions yields the following equation:

$$T_{EI} - T_{ES} = \frac{1}{2B} - \frac{(0.5V - 0.4V)}{(dV)/(dt)_{min}} = T_E$$

Thus, T_E is slightly smaller than the ideal case. The minimum and maximum equations in the previous section yield a slightly narrower range for bit rate.

OFFSET DUE TO SLEW RATE


Not only does the slew rate and thresholds contribute to a slightly smaller window, they affect offset of all samples after the first synchronous edge, the START bit.

An offset affects the symmetry of the sampling window rather than the range. Figure 12 shows how this offset favors a negative bit rate error more than a positive bit rate error.

The offset is added to both minimum and maximum equations:

$$\frac{T_{ES}}{9} + \frac{1}{B} + \frac{T_E}{9} = \frac{1}{B_{min}}, \text{ and } \frac{T_{ES}}{9} + \frac{1}{B} - \frac{T_E}{9} = \frac{1}{B_{max}}$$

FIGURE 12: OFFSET FROM START EDGE DUE TO SLEW RATE AND THRESHOLD



OFFSET DUE TO SAMPLING ERROR

Sampling error of the START edge is very similar to the slew rate offset described above. The design of the EAUSART module dictates what the magnitude of this offset is. In this case, the error is simply one cycle of the clock. It is added to the minimum and maximum bit rate equations:

$$\frac{1}{9F_{OSC}} + \frac{T_{ES}}{9} + \frac{1}{B} + \frac{T_E}{9} = \frac{1}{B_{min}}$$

and

$$\frac{1}{9F_{OSC}} + \frac{T_{ES}}{9} + \frac{1}{B} - \frac{T_E}{9} = \frac{1}{B_{max}}$$

OFFSET DUE TO CIRCUIT DELAY

Offsets related to circuit conditions also affect the minimum and maximum error. Since this application note does not describe the physical interface, hardware delays are ignored in this analysis.

Minimum SPBRG Value

Given a finite bit rate error range and finite control of the bit rate, this leads to areas where the slave cannot operate. These are basically gaps where the error is outside the defined bit rate error range for a particular SPBRG value. This section provides the mathematical basis for these gaps. The equations developed in this section are provided to help the LIN designer build a robust network.

FREQUENCY RANGE

The following equation determines the clock frequency as a function of SPBRG, bit rate, and oscillator error.

$$F_{OSC} = (E_B + 1)(X + 1)(4)(B)$$

OVERLAPPING OPERATION

For most SPBRG values, operating range overlaps each other from one SPBRG to the next. Therefore, the slave will communicate with the master for most of the common conditions. Except for a particular error range and some clock frequencies, it is possible to never have a valid SPBRG value.

To approach this problem, the maximum frequency for a particular SPBRG value must be compared to the minimum frequency of the next SPBRG. Where they are equal is the border between continuous and discontinuous operation for any given input frequency.

$$(E_{BH} + 1)(X)(4)(B) = (E_{BL} + 1)(X + 1)(4)(B)$$

Solving this equation yields:

$$X_{low} = \frac{(E_{BL} + 1)}{(E_{BH} + 1) - (E_{BL} + 1)}$$

Therefore, for any given frequency and a defined error, a good SPBRG value will always be above X_{low} . Of course, the frequency and baud rate must be selected such that SPBRG is less than or equal to 65535, the largest value supported by SPBRG. For example, for a 2% error, the lowest SPBRG value before certain clock frequencies become a problem is 25. If the theoretical minimum and maximum are used, about $\pm 5\%$ from the previous sections, then a SPBRG value below 10 is a problem. Therefore, for master - slave communications, a SPBRG value above 10 will work in an ideal system. However, to be within the specification, the SPBRG value should be above 25.

Summary of Operating Regions

Figure 2 summarizes the various operating regions based on the typical device specifications and information provided. The LIN designer should consult the graph in Figure 2 to find the best operating region for the application.

MEMORY USAGE

The example source code, which includes the driver and a small application program, consumes 21% of program memory and 13% of the available data memory of the PIC18F1320.

REFERENCES

LIN Protocol Specification v1.2,
<http://www.lin-subbus.org/>

MPASM™ User's Guide with MPLINK™ and MPLIB™,
Microchip Technology Incorporated, 1999

MPLAB® C18 User's Guide, Microchip Technology
Incorporated, 2000

APPENDIX A: SYMBOLS AND THEIR DEFINITIONS

TABLE A-1: COMPILE TIME DEFINITIONS

Definition Name	Value	Description
FOSC	d'8000000'	The frequency of the oscillator source.
BIT_RATE	d'9600'	The bit rate for the slave node.
BIT_RATE_ERR	d'15'	The allowable bit rate error defined in the LIN specification.
MAX_IDLE_TIME	d'25000'	The maximum IDLE bus time. The LIN specification defines this to be 25000.
MAX_HEADER_TIME	d'49'	The maximum allowable header time. The LIN specification defines this to be 49.
MAX_TIME_OUT	d'128'	The maximum time allowed to wait after the wake-up request has been made.

TABLE A-2: FUNCTIONS

Function Name	Purpose
<code>l_init_hw</code>	Initializes or resets the hardware associated with the LIN interface.
<code>l_txx_daemon</code>	Core transmit and receive function. This function manages transmit and receive operations to the bus. State flags are set and cleared within this function. Status flags are also set based on certain conditions (i.e., errors).
<code>l_txx_table</code>	Called by the driver after the identifier byte has been received. Message length and direction is returned to the driver. Within the table, pointers could be set up for different identifiers.
<code>l_tx_wakeup</code>	Wake-up function. Call this to wake-up the bus if it is asleep.
<code>l_update_timers</code>	Used to update the bus and frame timers. This should be called once per bit time.

TABLE A-3: VARIABLES

Variable Name	Purpose
BUS_TIME_H	Most Significant Byte of the bus timer.
BUS_TIME_L	Least Significant Byte of the bus timer.
FRAME_TIME	8-bit frame timer register.
HEADER_TIME	Same as FRAME_TIME.
LIN_COUNT	Used by the driver to maintain a message data count.
LIN_CHKSUM	Used by the driver to calculate checksum for transmit and receive.
LIN_FINISH_FLAGS	Contains flags indicating completion of transmit and receive data.
LIN_ID	Holding register for the received identifier byte. It is used in the <code>l_txx_table</code> function to determine how the node should react.
LIN_POINTER	Pointer to a storage area used by the driver. Data is either loaded into or read from memory, depending on the identifier.
LIN_READBACK	Holding register for transmitted data to be compared with received data for bit error detection.
LIN_STATE_FLAGS	Flags to indicate what state the LIN bus is in.
LIN_STATE_FLAGS2	Additional flags to indicate what state the LIN bus is in.
LIN_STATUS_FLAGS	Contains status information about the LIN bus.

AN864

TABLE A-4: FLAGS

Flag Name	Register	Purpose
LE_BIT	LIN_STATUS_FLAGS	Status flag indicating a bit error.
LE_BTO	LIN_STATUS_FLAGS	Status flag indicating a bus activity time-out error.
LE_CHKSM	LIN_STATUS_FLAGS	Status flag indicating a checksum error during a receive.
LE_FTO	LIN_STATUS_FLAGS	Status flag indicating a frame time-out error.
LE_PAR	LIN_STATUS_FLAGS	Status flag indicating a parity error.
LE_SYNC	LIN_STATUS_FLAGS	Status flag indicating a synchronization tolerance error.
LF_RX	LIN_FINISH_FLAGS	Finish flag indicating data has been received.
LF_TX	LIN_FINISH_FLAGS	Finish flag indicating data has been sent.
LS_BRK	LIN_STATE_FLAGS	State flag indicating a break has been received.
LS_BUSY	LIN_STATE_FLAGS	State flag indicating the LIN bus is busy.
LS_CHKSM	LIN_STATE_FLAGS	State flag indicating a checksum error has been sent or received.
LS_DATA	LIN_STATE_FLAGS	State flag indicating all data has been sent or received.
LS_ID	LIN_STATE_FLAGS	State flag indicating the identifier has been received.
LS_RBACK	LIN_STATE_FLAGS	State flag indicating a read back is pending.
LS_SLPNG	LIN_STATE_FLAGS2	State flag indicating the LIN bus is sleeping.
LS_START	LIN_STATE_FLAGS2	State flag indicating a possible start of frame.
LS_SYNC	LIN_STATE_FLAGS	State flag indicating a sync byte has been received.
LS_SYNCING	LIN_STATE_FLAGS	State flag indicating synchronization has started.
LS_TXRX	LIN_STATE_FLAGS	State flag indicating a transmit or receive operation.
LS_WAKE	LIN_STATE_FLAGS2	State flag indicating a wake-up has been requested (this node only).

APPENDIX B: SOURCE CODE

Due to size considerations, the complete source code for this application note is not included in the text. A complete version of the source code, with all required support files, is available for download as a Zip archive from the Microchip web site, at:

www.microchip.com

AN864

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Accuron, dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICKit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerTool, rPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



MICROCHIP

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Marketing Support Division
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

India

Microchip Technology Inc.
India Liaison Office
Marketing Support Division
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaughnessy Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc.,
Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH
Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-089-627-144-100
Fax: 49-089-627-144-44

Italy

Microchip Technology SRL
Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611 Fax: 39-0331-466781

United Kingdom

Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

02/12/03