

### Numerical-Integration Techniques Speed Dual-Slope A/D Conversion

Author: Gary Grandbois and Wes Freeman, Microchip Technology, Inc.

### INTRODUCTION

By using low-cost microprocessors and a program-controlled numerical-integration technique, you can achieve good noise rejection and take full advantage of the higher speeds offered by recently developed dual-slope A/D converters such as the TC7109.

This and similar converters overcome the speed limitations imposed by logic-gate and analog comparator delays in earlier dual-slope devices, and the modern units can operate at rates as high as 30 to 100 samples/sec. Nevertheless, operating them at their maximum conversion rates often makes it difficult or impossible to achieve the high normal-mode line-frequency rejection that dual-slope A/D converters inherently offer at slower conversion rates. Thus, noise considerations have often precluded use of these converters at their rated speeds — especially in industrial environments, where line-frequency and other low-frequency noise components can be a particular problem.

### NORMAL-MODE LINE-FREQUENCY REJECTION

To understand normal-mode line-frequency rejection in dual-slope A/D converters, consider a typical 12-bit converter (Figure 1a) and its timing diagram (Figure 1b) for one conversion cycle. Note that the conversion depends on charging the integrating capacitor during a fixed time interval; the number of counts necessary to discharge the capacitor to zero is proportional to the input voltage.

The integrating A/D converter integrates the signal only in a certain time window, as Figure 1b shows. This limited integration period results in normal-mode noise rejection only when the integration period is equal to one or more periods of the noise signal (Figure 2a). The time integral of this noise over integer multiples of the noise period is, of course, zero.

Normal-mode noise-rejection performance can thus be represented as a function (Figure 2b) that reaches peaks at the fundamental and harmonic frequencies of the period defined by the signal-integrate time T. The minimum period T, which must equal the noise period, has been the limiting factor for conversion speed. At 60Hz, for example, the minimum signal-integrate time is 16.7msec; at 50Hz, it's 20msec.

Because the signal-integrate time is only a portion of the total conversion time, conversion rates are significantly less than 1/T. A standard, high-performance, dual-slope A/D converter includes a reference deintegrate phase, typically 2T long, and an autozero period equal to the signal-integrate period T. The total conversion time is thus 4T, which, for 60Hz rejection, yields a maximum conversion rate of 15 samples/sec; for 50Hz, it yields 12.5 samples/sec.

The most serious constraint arises when you want to offer an instrument for international use that can reject both 60 and 50Hz. This feature is attainable only when the signal-integrate period T can contain six cycles of 60Hz noise and five cycles of 50Hz noise. The resulting 100msec signal-integrate period dictates a 2.5 conversion/sec rate.



**FIGURE 1:** A dual-slope A/D converter operates by charging a capacitor from the input voltage during a fixed time, then discharging it to zero. The number of clock periods in the discharge time corresponds to the analog input voltage. The size of the integrating time window determines which normal-mode noise signals are rejected.

You can, however, overcome the inherent conversion-speed limitation of integrating A/D converters. A microprocessor with program-controlled numerical integration that complements the A/D converter's analog integration will speed dual-slope conversion considerably.

You can achieve high normal-mode rejection for specific frequencies with this method if three conditions are met. First, the signalintegrate period must be defined such that noise integration takes place on a segmented basis. In Figure 3a, for example, the integrate window opens on a noise-wave-form segment that's onethird of a period long.

Next, the second signal-integrate period must be at a point corresponding exactly to the point at which the first one ended, and the third's beginning must correspond to the point at which the second ended. This condition can be met only if the A/D converter has a fixed conversion time, irrespective of the signal input. Finally, the microprocessor must sum all three conversions to achieve the total integration of a cycle of noise. A consideration of all these constraints for the TC7109 A/D converter, for example, leads to the relationship:

$$f_{\text{NOISE}} = \frac{1}{XT} = \frac{4C}{X}$$

where C is the conversion rate, f the noise frequency and X the number of conversion results added. X must be an odd number; Figure 3b shows why X cannot be an even number. A frequency that would require an even number of samples is one at which the integrate window is locked in phase with the signal (i.e., the converter and signal periods are synchronized). For  $CV = (f_{NOISE})$  (X/4) and X=2 (as in Figure 3b), the result is two times the error of one conversion.







**FIGURE 3:** Data-conversion systems employing a numerical-integration technique furnish noise rejection when an odd number of samples are summed (a). Adding the results of two conversions, though, can yield twice as much error as does one conversion (b) if the A/D converter and noise frequency are synchronized.



**FIGURE 4:** The normal-mode-rejection capability illustrated by the upper curve here demonstrates the effectiveness of taking nine conversion samples; the system that the curve represents rejects noise at all multiples of 10Hz. The lower curve shows the result of acquiring only one sample and employing an 11.11msec signal-integration period.

To achieve the desired normal-mode rejection, you must, therefore, sum an odd number of A/D converter results. You can accomplish this summation with firmware or with user-interaction software. Consider an example using a TC7109 A/D converter operating at 22.5 samples/sec. The equation yields the results in Table 1.

As Table 1 indicates, an A/D converter operating at 22.5 samples/ sec can reject harmonics of 10Hz if you maintain a rolling average of nine samples. This technique rejects 50 and 60Hz; it's equivalent to one sample taken at the rate of 2.5 samples/sec. The curves in Figure 4 show the normal-mode rejection resulting from 1- and 9sample averages at the rate of 22.5 conversions/sec (or one sample at 2.5 conversions/sec).

f <sub>NOISE</sub> (Fundamental) In Hz	X Samples Summed
90	1
30	3
18	5
12.8	7
10	9

**TABLE 1:**TC67109 at 22.5 sample/sec.



**FIGURE 5:** This 3 3/4-digit multimeter uses a numerical-integration technique to reject both 50 and 60Hz normal-mode noise. Although the DMM's display updates at 2.5 samples/sec, conversions take place at 22.5 samples/sec.

What's the point, you may ask, of sampling at the higher rate if you must wait for the result during a 9-period numerical integration? After the first 9-period wait, the system's pipeline is full and you may then obtain a new result for each cycle at the 22.5 samples/sec rate.

The numerical-integration technique has many practical applications. The Figure 5 circuit, for example, is a 3 3/4 digit DMM that uses a TC7109 13-bit A/D converter. The DMM updates the display at a 2.5 sample/sec rate for easy readability, yet it converts at a 22.5 samples/sec rate for fast response during autoranging and continuity checking.

Because the circuit averages nine samples, it rejects both 50 and 60Hz noise. Because it can carry a rolling average, the  $\mu$ P is capable of changing the number of conversions summed; it can therefore accommodate specific, user-programmable rejection frequencies.

Figure 6 shows connections for a system using the TC7109 in conjunction with a 6502 processor and 6522 peripheral interface adapter. The adapter's programmable timer provides the A/D converter's clock, thereby simplifying testing of noise rejection with different clock frequencies. This circuit allows you to evaluate numerical-integration-based designs using either a general-purpose  $\mu P$ -development system or a prototyping board. Figure 7 shows the assembly-language listing for the system; the flowchart appears in Figure 8.

X	Channels Scanned
3	13
5	16
7	15
9	10





**FIGURE 6:** You can evaluate numerical integration with the circuit detailed in this schematic. The 6522 peripheral-interface adapted provides clocking and the  $\mu$ P interface for the dual-slope A/D converter.

094D.ASM							
0005							
0000					, CORRESPENDENCE DEMONSTRATE NUMERICAL INTERCENTION		
0000					, SOFIWARE TO DEMONSTRATE NUMERICAL INTEGRATION		
0000					; USING THE TC7109 INTERFACED TO A 6502		
000D					; MICROPROCESSOR VIA A 6522 I/O PORT		
000D					; RESULTS STORED AT 'RESLT' IN ZERO-PAGE MEMORY		
000D					; USER MUST PROVIDE INTERRUPT VECTOR FROM THE		
000D					; 6522'S CA1 INTERRUPT TO SVC ROUTINE AT "INTSVC"		
000D					;		
000D					;SYSTEM EQUATES		
A800		10PT	EQU	A800H	;ADDRESS OF 6522 I/O PORT		
0080			ORG	80H	RESERVE ZERO-PAGE MEMORY		
0080		RESLT	DS	3	;16-BIT ACCUMULATOR FOR RESULTS, 1 BYTE FOR SIGN		
0083		STORX	DS	1	STORAGE FOR LOOP COUNTER		
0084		STORHT	DS	1	SAVE HIGH BYTE		
0280			ORG	0280H	SET HP I/O PORT TO CONTROL TC7109		
0280	2900	CT.OCK	LDA	#0C0H	DR6 & DR7 APF OUTDUTS		
0200	900079	CHOCK	CT7	TODT	DP7 TO TUP TIMED 1 OUTDUT		
0202	0000000		OTA	TODE1	(EOD 7100 GLOGY)		
0200	ODUZAO ODODAO		OTA	TOPI+2	(FOR /109 CLOCK)		
0288	BDUBAB		SIA	IOPI+UBH	SQUARE WAVE OUIPUI ON PB-/		
0288	A912		LDA	#12H	LOAD THE CONSTANT FOR		
028D	8D04A8		STA	10PT+4	; CLOCK TIMER		
0290	20FA02		JSR	SETREG	FININTIALIZE MEMORY REGISTERS		
0293	8D05A8		STA	IOPT+5	; START THE 7109 CLOCK		
0296	A982		LDA	#82H	;ENABLE INTERRUPT FROM		
0298	8D0EA8		STA	IOPT+0EM	; 6522 CA1 INPUT		
029B	4C2303		JMP	MAINPRG	;I/O PORT SETUP COMPLET, SO		
029E					; JUMP TO O.S. OR TO MAIN PROGRAM		
029E					;INTERRUPT SERVICE ROUTINE		
02B0			ORG	0280H			
02B0	AD00A8	INTSVC	LDA	IOPT	GET HIGH BYTE		
02B3	AA		TAX		SAVE IT		
0284	290F		AND	#OFH	ZERO MSRS FOR ARITHMATIC		
0286	8584		STA	STORHT	SAVE IT		
0288	82		TYA	0101011	CFT SIGN BIT BACK		
0289	2910		AND	#10H	:ANALOG INDIT NEGATIVE?		
02BB	F017		BEO	SUBTR	; YES SO SUBTRACT		
0280	18		CLC	000110	PESULT DOSITIVE SO ADD		
0285	1580		LDA	RESIT	CET IS BYTE OF THIS CONVERSION		
0200	600139		ADC	TODT+1	: ADD TO DEFUTOUS PEADINGS		
0200	9590		CTN C	DECLA	CAVE IC DVTE		
0205	7591		TDA	DECT T+1	CET MS BYTE OF CONVERSION		
0203	CE01		ADG	CTODUT	· ADD TO CUM		
0207	0501		CTA	DECLE-1	· CAUE MC DVTE		
0209	7583		TDV	DEGLAT)	CPT SION		
0200	6000		ADG	#00	· ADD CADRY DIT IF ANY		
0200	0500		CTA	HOU DECTUR	· AND CARLE DIT, IF ANT		
0201	40002		JIM	LOODON	, AND SAVE		
02D1	10002	attomp	OPIP	LOOPCNI	COMP TO IEST FOR 9 CONVERSIONS		
02D4	38	SUBIR	SEC		SEI CARRI FUR SUBIRACIIUN		
0205	MD0130		UDA ODA	RESLI TODE 1	, POLARITI OF THIS CONVERSION		
02D7	EDUIA8		SBC	10PT+1	; IS NEGATIVE, SO DO A		
UZDA	050U 2001		STA	KESLT DEGLE 1	, DUUBLE-PRECISION		
UZDC	AD61		LDA	KESLT+1	, SUBTRACTION		
U2DE	E584		SBC	STORHI	i		
02E0	8581		STA	RESLT+1			
02E2	A582		LDA	RESLT+2	i		
02E4	E900		SBC	#00	i		
02E6	8582		STA	RESLT+2	i		
02E8	C683	LOOPCNT	DEC	STORX	;HAVE WE DONE 9 CONVERSIONS?		
02EA	F001		BEQ	DIVID	; YES, SO NOW DIVIDE BY 9		
02EC	40		RTI		; NO, SO RETURN		
02ED			PAGE				

Set Carry for Subtraction Subtract the Conversion Magnitude from Total Decrement Loop Counter Have Nine Conv. Been Integrated? No Return from Interrupt

Yes

Interrupt

Read High Byte of ADC

Strip Off Flags, Store Magnitude

> Is Polarity Positive?

**FIGURE 7:** This assembly-language listing for the  $\mu$ PA/D converter system in Figure 6 provides for 9-sample numerical integration, thereby eliminating normal-mode noise at frequencies that are multiples of 10Hz.

**FIGURE 8:** This flowchart for Figure 7's assembly-language routine summarizes the code necessary to control the Figure 6 evaluation circuit.

### Adding Channels

By using analog multiplexers, you can take advantage of these speed-improvement techniques in multichannel systems. Solving the equation given earlier for X and using X to determine the scan length (or number of channels), you keep the noise-segment alignment in proper phase. This segmented approach (for a 16-channel system that requires the summation of three conversion) is shown in Figure 9. The scan length is found by dividing the number of available channels by X, taking the integer value, and then multiplying it by X and adding 1. Table 2 shows the relationship between the number of samples summed and the number of channels scanned for a 16-channel multiplexer.

A data-acquisition system using a 16-channel multiplexer could use a TC7109 running at 25 conversions/sec to reject all harmonics of 20Hz (including, of course, 60Hz), with a 5-sample average taken in the microprocessor. The system would still respond to large signal deviations in a single conversion.

The change from analog signal integration of noise to hybrid analog/numerical integration entails some trade-offs. The quantization error, for example, is always present; to can lead to a significant reduction in normal-mode rejection if the noise period is carved into too many segments. In addition, timing instability can create other error sources. For maximum stability, you must control the A/D converter's timing with a crystal oscillator.



**FIGURE 9:** You can add multichannel capability to the enhanced-speed A/D-converter designs employing µP-based numerical integration.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PIC-START, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



### WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

#### Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd.

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany** Microchip Technology GmbH Gustav-Heinemann Ring 125

D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

**United Kinadom** 

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU

Tel: 44 118 921 5869 Fax: 44-118 921-5820



03/01/02