
LIN Protocol Implementation Using PICmicro[®] MCUs

*Authors: Dan Butler
Thomas Schmidt
Thorsten Waclawczyk
Microchip Technology Inc.*

INTRODUCTION

LIN Protocol was designed by a consortium of European auto manufacturers as a low cost, short distance, low speed network. Designed to communicate changes in switch settings and respond to switch changes, it is intended to communicate events that happen in "human" time (hundreds of milliseconds).

This Application Note is not intended to replace or recreate the LIN Protocol Specification. Rather, it is intended to provide a broad overview of the bus and provide a high level look at how it works, how to implement a Slave node on a PICmicro[®] device and what it's designed to do. The complete LIN Protocol Specification is expected to be available via the worldwide web at www.lin-subbus.com. However, until then, copies of the LIN Protocol Specification may only be distributed by Audi AG, BMW AG, DaimlerChrysler AG, Motorola, Inc., Volcano Communication Technologies AB, Volkswagen AG, and Volvo Car Corporation.

BUS FEATURES

LIN Protocol supports bi-directional communication on a single wire, while using inexpensive microcontrollers driven by RC oscillators, to avoid the cost of crystals or ceramic resonators. Instead of paying the price for accurate hardware, it pays the price in time and software. The protocol includes an autobaud step on every message. Transfer rates of up to 20Kbaud are supported, along with a low power SLEEP mode, where the bus is shut down to prevent draining the battery, but the bus can be powered up by any node on the bus.

The bus itself is a cross between I²C[™] and RS232. The bus is pulled high via a resistor and each node pulls it low, via an open collector driver like I²C. How-

ever, instead of having a clock line, each byte is marked via start and stop bits and the individual bits are asynchronously timed like RS232.

ELECTRICAL CONNECTIONS

Figure 1 shows a typical LIN Protocol configuration.


The bus uses a single wire pulled high through a resistor with open collector drivers. A Dominant state is signaled by a ground level on the bus and occurs when any node pulls the bus low. A Recessive state is when the bus is at V_{BAT} (9 - 18V) and requires that all nodes let the bus float. In the idle state, the bus floats high, pulled up through the resistor.

The bus operates between 9V and 18V, but parts must survive 40V on the bus. Typically, the microcontroller is isolated from the bus levels by a line driver/receiver. This allows the microcontrollers to operate at 5V levels, while the bus operates at higher levels.

The bus is terminated to V_{BAT} at each node. The Master is terminated through a 1K Ω resistor, while the Slaves are terminated through a 20-47K Ω resistor. Maximum bus length is designed to be 40 meters.

At press time (early 2000), K-Line drivers are used until true LIN drivers are available.


FIGURE 1: BUS CONFIGURATION



BYTE PROTOCOL

Each byte is framed by start and stop bits as shown in Figure 2. Within each byte, data is transmitted LSb first. The start bit is the opposite of the idle state or zero, and the stop bit equals the idle state (1).

FIGURE 2: BYTE PROTOCOL



MESSAGE PROTOCOL

The Master controls the bus by polling Slaves to share their data with the rest of the bus. Slave nodes only transmit when commanded by the Master, which allows bi-directional communication without further arbitration. Message transfers start with the Master issuing a synch break, followed by a synch field and a message field. It also sets the clock for the entire bus by transmitting a synch field at the beginning of each message, which is used for clock synchronization. Each Slave must use this synch byte to adjust their baud rate.


The synch break is bus dominant, held for 13 bit times, followed by a stop bit (recessive). This lets the Slaves know that a message is coming. The Master and Slave

clocks may have drifted as much as 15%. Therefore, the synch break may be received by a Slave as only 11 bit times, or as long as 15 bit times.

The second byte of each message is an ident byte, which tells the bus what data will follow and indicates which node should answer and how long the answer shall be. Only one Slave may respond to a given command.

Slaves only transmit data on the bus when directed by the Master. Once the data is on the bus, any node may receive that data. Therefore, communication from one Slave to another does not have to be directed through the Master.

FIGURE 3: MESSAGE PROTOCOL



CLOCK SYNCHRONIZATION

LIN Protocol is designed to use low cost RC oscillators on the controllers. To keep communication working as each node's clock drifts, Slaves must detect the Master's baud rate on every transfer and adjust to the current baud rate. For this reason, each transaction starts with a synch field. The synch field is a one byte 0x55 (alternating 0's and 1's). This allows every Slave node to detect 8 bit times. By counting these transitions, dividing by 8 and rounding, each Slave adjusts their timing to the Master.

IDENTIFIER FIELD

Following the synch field, is an identifier field, which tells the bus what's coming next. The ident field is broken up into 3 fields: 4 bits (0-3) address devices on the bus, 2 bits (4-5) indicate the length of the message to follow and the last 2 bits (6-7) are used for parity.

The 4 address bits can address up to 16 Slaves, and each Slave can send a 2, 4 or 8 byte response, for a total of 64 different messages.

The LIN Protocol Specification does not define the content of each message, except for the SLEEP command detailed in the Lower Power Sleep section. Instead, that is left up to the application.

Messages from one node to another may be sent directly, as directed by the Master. The data does not have to be received by the Master and retransmitted to the receiving node. Instead, any message may be received and acted upon by any node.

FIGURE 4: SYNCH FIELD





FIGURE 5: IDENT FIELD



ERROR DETECTION

The following errors must be detected and counted within each node:

- **Bit Errors:** The transmitting node should compare what it thinks should be on the bus against what actually is on the bus. The controllers must wait long enough for the bus to respond before testing for the bit. Given the minimum edge slew rates are 1V/uS, and the maximum bus voltage (18V), the transmitter should wait 18μS before testing, to see if the bit on the bus is correct.
- **Checksum Errors:** The data content of each message is protected by a checksum byte, which is the inverted module-256 checksum of the data bytes.
- **Parity Errors:** The command byte uses 2 parity bits to protect the other 6. These need to be recalculated and compared.

If there is an error, the command should be ignored and the error logged.

ERROR REPORTING

There is no direct error reporting mechanism. However, each Slave node is expected to track it's own errors. The Master may then request error status as part of a normal message protocol.

CANBUS INTERFACE

LIN Protocol is not directly compatible to CANBUS, however, it is anticipated that the two will operate in conjunction with one another. CANBUS might be used for communication throughout the car, while LIN Protocol would only be used within a small section of the car, say within the door.

A CAN-LIN Protocol interface node would be necessary to connect the two busses. The interface node would collect information from the LIN Protocol nodes and pass that information along on CANBUS.


LOWER POWER SLEEP

The Master may direct all nodes to enter a SLEEP mode by sending a ident code of 0x80. This is the only message ID defined in the LIN Protocol Specification. The content of the data bytes following the SLEEP command is not defined. Slaves receiving the SLEEP command should set-up for a wake-up on change from the bus and power-down to minimum current drain. The bus will float high and not consume current.

Any node may wake-up the bus by sending a wake-up signal, which is a character 0x80 (low for 7 bit times followed by 1 bit time high). When this signal is received, all nodes should wake-up and wait for the Master to start polling the bus in the normal fashion.

If the Master fails to wake up after 128 bit times (6400uS @ 20Kbaud), the node that is attempting to wake the Master should try again. This may be attempted a total of 3 times before waiting 15000 bit times (750mS @ 20Kbaud).


FIGURE 6: SLEEP MESSAGE



DEMONSTRATION SOFTWARE

The code in Appendix A demonstrates communication on the LIN Protocol. The hardware consists of 2 buttons and 3 LEDs, as shown in Figure 7. LED #1 changes state for every 10 button pushes of button #1. Likewise, LED #2 changes state for every 10 presses of button #2. In response to ID 1, the button counts are transmitted on the bus. In response to ID 4, the button counts are updated from the bus.

FIGURE 7: DEMONSTRATION HARDWARE



SOFTWARE OPERATION

The LIN Protocol code works on the interrupt as triggered from RB0. This is necessary to implement the SLEEP/Wake-up requirement. Once the interrupt is triggered, it counts the length of the low bit time. Then the synch byte is read and the local bit time is determined. This is then compared against the original bit time to determine if the original low time was more than 10 bit times and thus, signaled a synch break, or less than 10, signaling a wake up from SLEEP.

If it's a wake up from SLEEP, the code exits and continues waiting for a synch break.

If it's a synch break, it then reads in the command byte, checks the parity bits and checks the action table to determine its actions from there. The action table defines the source or destination for the data on the bus.

SOFTWARE FUNCTION

In order to initialize the LIN Protocol Slave handler, the user has to call the routine `InitLinSlave`. This routine initializes the RB0 interrupt pin and the TMR0. TMR0 will be used to measure the bit length and to generate the baudrate. After initialization, the user can execute his code. The code will be interrupted once a falling edge is detected on RB0. If a falling edge is detected, the code will branch into the interrupt service routine. All interrupts, except for TMR0 and RB0, must be disabled to accurately time the synch field. After the baudrate is calculated, the interrupt service routine is exited. Upon the next interrupt on RB0, the LIN Protocol Slavehandler goes automatically into receive mode in order to receive the identifier field or data bytes. Once the start bit of the identifier field or data byte is detected, where the program branches into the interrupt service routine, the identifier field is received and decoded. Depending on the received identifier, code is executed, for example, storing data, turn on LED, etc. This code has to be included by the user into the sub-routine `DecodeIdTable` after the routine is executed.

After the bus frame is completed, the flag `FCOMPLETE` is set. This flag indicates that all data is received correctly and ready for further processing. This flag has to be cleared by the user's firmware.

Note: TMR0 is used for bit time measurement and baudrate generation. Therefore, TMR0 is not available to application software.


ERROR DETECTION

The Slave node process detects the following errors:

- Checksum error
- Bit errors
- Missing Stop bit
- Parity error
- Time-out errors

When the Slave code detects an error, it's recorded in the `ERRORFLAGS` register as shown in figure 8, and the message is ignored. These error flags are cleared once a valid ident field is received.

FIGURE 8: ERROR FLAGS



SOFTWARE PERFORMANCE

The LIN Protocol Slavehandler can operate up to a speed of 20Kbaud.

The LIN Protocol Slavehandler requires 420 words of program memory (not including program memory for macros for the In Out IDs) and 23 bytes of data memory.

This application is ideal for Microchip's internal RC oscillator operating at 4MHz.

INTEGRATION INTO CUSTOM CODE

The user has to edit the subroutine `DecodeIDTable`. In this section, the user defines what action has to be taken upon a certain identifier. Furthermore, the user can define what action has to be taken upon certain errors, (i.e., timing error or others).

Software License Agreement

The software supplied herewith by Microchip Technology Incorporated (the "Company") for its PICmicro® Microcontroller is intended and supplied to you, the Company's customer, for use solely and exclusively on Microchip PICmicro Microcontroller products.

The software is owned by the Company and/or its supplier, and is protected under applicable copyright laws. All rights are reserved. Any use in violation of the foregoing restrictions may subject the user to criminal sanctions under applicable laws, as well as to civil liability for the breach of the terms and conditions of this license.

THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

APPENDIX A: SOURCE CODE

MPASM 02.30.09 Intermediate LINSLAVE.ASM 1-27-2000 9:57:59 PAGE 1

```

LOC OBJECT CODE      LINE SOURCE TEXT
VALUE

      00001 ;                Software License Agreement
      00002 ;
      00003 ; The software supplied herewith by Microchip Technology Incorporated (the "Company")
      00004 ; for its PICmicro® Microcontroller is intended and supplied to you, the Company's
      00005 ; customer, for use solely and exclusively on Microchip PICmicro Microcontroller
      00006 ; products.
      00007 ;
      00008 ; The software is owned by the Company and/or its supplier, and is protected under
      00009 ; applicable copyright laws. All rights are reserved. Any use in violation of the
      00010 ; foregoing restrictions may subject the user to criminal sanctions under applicable
      00011 ; laws, as well as to civil liability for the breach of the terms and conditions of
      00012 ; this license.
      00013 ;
      00014 ; THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER EXPRESS,
      00015 ; IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
      00016 ; MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE
      00017 ; COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
      00018 ; CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
      00019 ;
      00020 ; #####
      00021 ;      filename:                LINSLAVE.ASM

```

```

00022 ;
00023 ;
00024 ; #####
00025 ; #####
00026 ; Author: Thorsten Waclawczyk
00027 ; Company: Arizona Microchip Technology GmbH
00028 ;
00029 ; Revision: 1.7
00030 ; Date: 18-JAN-2000
00031 ; Assembled using MPASM 2.30.07
00032 ;
00033 ; #####
00034 ; #####
00035 ; include files:
00036 ; p16C622.inc Rev 1.01
00037 ;
00038 ; #####
00039 ; #####
00040 ; Implements the LIN slave handler conforming the LIN spec revision 1.0 with
00041 ; using the external interrupt INTE and TMR0 as an interrupt based system.
00042 ;
00043 ; LIN HANDLER DESCRIPTION
00044 ;
00045 ; The linslave handler must be initialized before starting the main task
00046 ; by calling the routine "InitLinSlave".
00047 ;
00048 ; After initialization the interrupt based LIN handler waits on first falling
00049 ; and a second rising edge to measure the length of synchbreak lowtime.
00050 ; Then the LIN handler waits for the next falling edge to count the processor
00051 ; cycles between the next four falling edge detections.
00052 ;
00053 ; This result is divided by 8 to get the bitlength. To make sure that
00054 ; this is the header sequence, the bitlength is multiplied by 10 and
00055 ; compared to the initial synchbreak count. If the synchbreak count is
00056 ; longer, we know it was a synchbreak.
00057 ;
00058 ; After that the LIN handler is set in receive mode to read the identifier
00059 ; by using the bitlength value set into the timer0.
00060 ; When the byte has received it will be checked and decoded in the subroutine
00061 ; "CheckIdentifierByte" so that the LIN handler can handle the incoming or
00062 ; outgoing response frame.
00063 ;
00064 ; The timing and error checking will be handled by the LIN handler so that
00065 ; the only thing the user has to do is define the DecodeIDTable.
00066 ; This gives an action to each of the 16 possible IDs that may come across
00067 ; from the master. Three actions are possible: MacroLstMode, listen but
00068 ; take no action on the data. MacroRsMode, which provides a buffer for

```

```

00069 ;
00070 ;
00071 ; When a complete message frame has been done a flag "COMPLAGS,FCOMLETE"
00072 ; is set. So after that the user can process the data in the buffer
00073 ; if there are no errors. After data is processed the complete flag must
00074 ; be cleared by the user to signal that the data has been processed.
00075 ;
00076 ; DEMO PROGRAM DESCRIPTION
00077 ;
00078 ; The slave node has two buttons and three LEDs. The buttons are read in
00079 ; and counted. The button counts are transmitted in response to ID1.
00080 ;
00081 ; LEDs 1 and 2 change state when the value of the register corresponding
00082 ; counter (COMPLED1 or COMPLED2) matches the delimiter value, currently
00083 ; set to 10.
00084 ;
00085 ; ID4 updates the counters via the LIN bus.
00086 ;
00087 ; LED3 toggles each time it detects a complete message frame.
00088 ;
00089 ; #####
00090 ;
00091 ; what's changed
00092 ;
00093 ; changes date of changes
00094 ;
00095 ; #####
00096 ; #####
00097 ;
00098 ; program and data usage
00099 ; program : 0x0420
00100 ; data : 0x24
00101 ; stacklevel : 2
00102 ;
00103 ; #####
00104 ; #####
00105 ; LIST p=16C622,F=INHX8M
00106 ;
00107 #include <sp16c622.inc>
00001 LIST
00002 ; P16C622.INC Standard Header File, Version 1.01 Microchip Technology, Inc.
00165 LIST
00108 ;
00109 ;
00110 ;
00111 ; ### defines #####
00112 ; #####

```

2007 3FFB

```

00113 #define RSLINEPIN      0      ; PB0 connected to the receive line
00114 #define TXLINEPIN     4      ; PB4 connected to the send line
00115
00116 #define LINSLAVRAM      0x20   ; startaddress
00117
00118 ; ---- RAM location used by LINSLAVE modul -----
00119
00120 CBLOCK LINSLAVRAM
00121 COPYWREG      ; holds a copy of WREG
00122 COPYSTATUS    ; holds a copy of STATUS
00123
00124 HICOUNT:0,TIMEOUTLO,TIMEOUTH  ; temporary highbyte for TMR0
00125                ; and timeout counter
00126
00127 COUNTVALUE:0,COUNTVALUELO,COUNTVALUEHI ; software counter for baudrate
00128
00129 SYNLENGTH:0,SYNLENGTHLO,SYNLENGTHHI  ; bitposition and bitlength
00130 BITREG:0,BITNR,BITLENGTH             ; numbers of send/receive block
00131 DATABLOCKLENGTH                     ; carries the id field bits5..0
00132 PREIDNUMBER                          ; carries the ID_number
00133 IDNUMBER                             ; protocols communication errors
00134 ERRORFLAGS                           ; linbus communication bits
00135 COMFLAGS                              ;
00136 BUFFERPTR                             ;
00137 COMBUFFER                             ;
00138 DATAARC                              ; checksum over xmit / rcsv block
00139 TXDATAFIELD:8                       ; data transmission buffer
00140 RSDATAFIELD:8                       ; data receive block buffer
00141 DUMMY:2                               ;
00142 ENDC
00143
00144 MIRRORCOPYWREG EQU (COPYWREG + 80h) ; reserve RAM location on page1
00145
00146 #define LINSLAVEBLOCKLENGTH (DUMMY+1 - LINSLAVRAM)
00147 #define LINBLOCKEND (DUMMY+1)
00148 ;#####
00149 ; calculate the needed RAM
00150 ; space by LINSlave
00151
00152 ; ### bit defines #
00153 ; defines for the errorflag variable
00154
00155 #define FTIMEOUT      7
00156 #define FBITERROR    3
00157
00158 #define FRCRERROR    2
00159 #define FIDPARITYERROR 1

```

```

00160 #define FNORESPONSE 0
00161
00162 ; defines for the comflag variable
00163
00164 #define FSYNCHBREAK 0
00165 #define FID 1
00166 #define FRSDATA 2
00167 #define FTXDATA 3
00168 #define FCOMDATA 4
00169 #define FLISTENONLY 5
00170 #define FCOMPLETE 6
00171 #define FSLEEPMODE 7
00172
00173
00174 ; #####
00175 ; ### main task declaration #####
00176 ;
00177 ; at this point used variables for the demo program will be defined
00178 ;
00179
00180 #define LED1 5
00181 #define LED2 6
00182 #define LED3 7
00183
00184 #define BUTTON1 1
00185 #define BUTTON2 2
00186
00187 CBLOCK TXDATAFIELD
00188 BUTTONPRESSED1
00189 BUTTONPRESSED2
00190 ENDC
00191
00192 CBLOCK RSDATAFIELD
00193 COMPLED1
00194 COMPLED2
00195 ENDC
00196
00197 ; define global variables used by the main task
00198
00199 CBLOCK LINBLOCKEND+1
00200 COMPERATOR
00201
00202 B1FILTER
; contains the delimiter to
; switch on/off the LEDs
; debouncefilter button1
; debouncefilter button2
00203 B2FILTER
00204 DEBOUNCECOUNTER
00205 COPYPORTB

```

```

0000004A
00206   EDGEDETECT
00207   ENDC
00208
00209 ; #####
00210 ; #####
00211
00212 ; ### declare MODE macros #####
00213
00214 MacroRsMode MACRO      StartAddrOfPtr
00215   bsf   COMFLAGS,FRSDATA
00216   movlw StartAddrOfPtr
00217
00218   movwf BUFFERPTR
00219   retlw 0
00220   ENDM
00221
00222 MacroTxMode MACRO      StartAddrOfPtr
00223   bsf   COMFLAGS,FTXDATA
00224   movlw StartAddrOfPtr
00225
00226   movwf BUFFERPTR
00227   retlw 0
00228   ENDM
00229
00230 MacroIstMode MACRO
00231   bsf   COMFLAGS,FLISTENONLY
00232
00233   nop
00234   nop
00235   retlw 0
00236   ENDM
00237
00238 ; ### RESETvector #####
00239
00000   00240 RESET   org   0x0000      ; reset-vector
00241
00000   00242       goto   Main
00243
00000   00244 ; ### INTvector #####
00245
00004   00246 INTvector   org   0x0004
00004   00247   movwf   COPYWREG
00005   00248   movf   STATUS,W
00006   00249   bcf   STATUS,RP0
00007   00250   movwf   COPYSTATUS
00008   00251 TMR0int
00008   00252       btfs   INTCON,I0IF

```

```

0009      2815      00253      goto      ExtInt      ; if timer int enabled
000A      0AA2      00254      incf      HICOUNT,F    ; increment highbyte is also
000B      1D03      00255      btfss    STATUS,Z     ; the lowbyte of timeout counter
000C      2810      00256      goto     TMR0Int1
000D      0AA3      00257      incf     TIMEOUTH1,F  ; timeout sequence after
000E      19A3      00258      btfsc   TIMEOUTH1,3  ; 3000 * 256 cycles
000F      17AE      00259      bsf     ERRORFLAGS,FTIMEOUT ; signal the timeout
0010      0010      00260      bcf     TMR0Int1
0011      110B      00261      bcf     INTCON,T0IF   ; clear overflow flag
0012      192F      00262      btfsc   COMFLAGS,FRSDATA ; check if receiver mode
0013      2881      00263      goto     GetData
0014      19AF      00264      btfsc   COMFLAGS,FTXDATA ; check if transmit mode
0015      28BE      00265      goto     PutData
0016      0015      00266      btfss   INTCON,INTE  ; check if external interrupt
0017      1E0B      00267      goto     IntrEnd     ; is eanabled and
0018      28F8      00268      btfss   INTCON,INTF  ; possibly occurred
0019      3026      00269      movlw   0x26         ; +12 cycles
001A      052F      00270      andwf   COMFLAGS,W  ; if next byte is ID or falling
001B      1D03      00271      btfss   STATUS,Z     ; edge of startbit initialize
001C      286D      00272      goto     GetDataInit ; reading a byte from bus
001D      182F      00273      btfsc   COMFLAGS,FSYNCHBREAK ; was it a synch_break?
001E      2832      00274      goto     CountSynchByte ; yes : then the sequence to measure
001F      1683      00275      bsf     STATUS,RP0  ; the synch_byte will be expected
Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct.
0020      1B01      00276      btfsc   OPTION_REG,INTEGDG ; is rising edge selected
0021      2827      00277      goto     CopySynchBreakLength ; then save the count of synchbreak
Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct.
0022      1701      00278      bsf     OPTION_REG,INTEGDG ; else set rising edge sensitivity
0023      1283      00279      bcf     STATUS,RP0
0024      0181      00280      clrf    TMR0        ; initialize the used counter
0025      01A2      00281      clrf    HICOUNT     ; to measure the synch break
0026      28F8      00282      goto     IntrEnd     ; and now wait for rising edge int
0027      0027      00283      bcf     CopySynchBreakLength
Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct.
0027      1301      00284      bcf     OPTION_REG,INTEGDG ; set the falling edge sensitivity

```

```

0028      1283      STATUS,RP0      ; to detect the startbit of
0029      0801      TMR0,W      ; the identifier byte
002A      00A7      HICOUNT,W      ; save the counter value
002B      0822      SYNCLNGTH      ; if the hiByte is cleared the
002C      00A8      SYNCLNGTH+1    ; received value was no synch break
002D      1903      STATUS,Z      ; sequence so start another
002E      2868      LowerSynchLength ; loop to detect a synch break
002F      01A4      COUNTEDGES      ; otherwise initialize the synch
0030      142F      COMFLGAS,FSYNCHBREAK ; byte detection and measurement
0031      28F8      IntrEnd

00309 ; ---- CountSynchByte -----
00310 ;
00311 ; Counts the cycles between five falling edges to calculate single bitlength
00312 ; for communicating with the master. The first falling edge clears the count
00313 ; registers. After the fifth edge, the bitlength is calculated by dividing
00314 ; the count by 8 and rounding.
00315 ;
00316 CountSynchByte
00317 movf    COUNTEDGES,W
00318 btfss  STATUS,Z      ; if first falling edge then
00319 goto   CountSynchEdges
00320 clrf   TMR0
00321 clrf  HICOUNT
00322
00323 CountSynchEdges
00324 btfsc  COUNTEDGES,2
00325 goto  GetSynchLength
00326 incf  COUNTEDGES,F
00327 goto  IntrEnd
00328 GetSynchLength
00329 btfsc  INTCON,TOIF
00330 incf  HICOUNT,F
00331 movf  TMR0,W
00332 movwf BITLENGTH
00333 bcf   STATUS,C
00334 rrf  HICOUNT,F
00335 rrf  BITLENGTH,F
00336 bcf  STATUS,C
00337 rrf  HICOUNT,F
00338 rrf  BITLENGTH,F
00339 bcf  STATUS,C
00340 rrf  HICOUNT,F
00341 rrf  BITLENGTH,F
00342 movf  BITLENGTH,W
00343 sublw .49

```



```

0044      1803      btfs  STATUS,C      ; bitrate
004B      2868      goto  LowerSyncLength
00346
00347 ; ---- CheckSynchBreakLength -----
00348 ;
00349 ; Multiplies the counted bitlength by 10 to see if the synch break
00350 ; is longer than a normal data byte. A normal data byte contains a dominant
00351 ; startbit, 8 databits and a recessive stopbit, so if the measured lowtime
00352 ; of the synchbreak is longer than 10 bitlength times it's a synchbreak.
00353 ;
00354
00355 CheckSynchBreakLength
00356  clrf  DUMMY+1      ; no -> do synch break length
00357  movf  BITLENGTH,W  ; store bitlength
00358  movwf DUMMY
00359  bcf   STATUS,C
00360  rlf  DUMMY,F
00361  rlf  DUMMY+1,F
00362  rlf  DUMMY,F
00363  rlf  DUMMY+1,F
00364  rlf  DUMMY,F
00365  rlf  DUMMY+1,F
00366  addwf DUMMY,F      ; and add bitlength value
00367  btfs  STATUS,C      ; twice to multiply by 10
00368  incf  DUMMY+1,F
00369  addwf DUMMY,F
00370  btfs  STATUS,C
00371  incf  DUMMY+1,F
00372  movf  DUMMY+1,W
00373  subwf SYNLENGTH+1,W
00374  btfs  STATUS,C
00375  goto  LowerSyncLength
00376  btfs  STATUS,Z
00377  goto  HigherSyncLength
00378  movf  DUMMY,W
00379  subwf SYNLENGTH,W
00380  btfs  STATUS,C
00381  goto  LowerSyncLength
00382  btfs  STATUS,Z
00383  goto  HigherSyncLength
00384
00385 LowerSyncLength
00386  clrf  COMFLAG
00387  bsf  INTCON,INTE
00388  goto  IntraEnd
00389
00390 HigherSyncLength

```

```

006B 14AF          bsf     COMFLAGS,FID      ; next databyte comming in is the
006C 28F8          goto    IntrEnd          ; identifier byte
                                -----
00391 00394 ; ---- GetDataInit -----
00392 00395 ;
00393 00396 ; This function initializes the bitlength timer (TMR0) when the falling
00394 00397 ; edge of an start bit is detected so reading the bit takes place in the
00395 00398 ; center of the bit time.
00396 00399 ;
00397 00400 ; For typical communication speeds 9600 to 19.2kbaud, we can set timer 0
00398 00401 ; to 1.5 bit times so we skip the remainder of the start bit and wake up
00399 00402 ; midway through the 1st data bit. However for slow baud rates, slower
00400 00403 ; than about 6 kbaud, 1.5 bit times may overflow the 8 bit timer. In
00401 00404 ; this case we set timer 0 to a half bit time so we'll wake up mid way
00402 00405 ; through the start bit and adjust the bit counter to account for the
00403 00406 ; extra bit.
00404 00407 ;
00405 00408 ;
006D 00409 GetDataInit
006E 01B1          clr    COMBUFFER          ; clear input buffer
006F 01A9          clr    BITNBR           ; and the bit counter
0070 132F          bcf    COMFLAGS,FCOMLETE ; clear communication complete
                                ; indicator
0071 082A          movf   BITLENGTH,W       ; check if baudrate is less than
0072 3CA6          sublw .166              ; ca. 6 kBd
0073 1C03          btfs  STATUS,C         ; if higher then
0074 2879          goto  SetHalfStartbitLength ; set center position into startbit
                                ;
0075 1003          bcf    STATUS,C         ; else center position into
0076 0AA9          incf  BITNBR,F         ; first databit by calculating
0077 0C2A          rrf    BITLENGTH,W    ; one and a half bitlength
0078 072A          addwf BITLENGTH,W     ;
0079 287A          goto  GetDataInitEnd  ;
                                ;
0079 00425 SetHalfStartbitLength
0079 0C2A          rrf    BITLENGTH,W    ; center stopbit
0079 00427 ;
007A 00428 GetDataInitEnd
007A 3AFF          xorlw 0xf              ; build complement for timer
007B 3E3E          addlw (.62)           ; correct timer to center stopbit
007C 0081          movwf TMR0           ;
007D 3020          movlw 0x20          ; INTE off, T0IE on, clear flags
007E 008B          movwf INTCON        ; set interrupts
007F 152F          bsf    COMFLAGS,FRSDATA ; indicates receive mode
0080 28F8          goto  IntrEnd          ;
                                -----
00437 ; ---- GetData -----

```

```

00438 ;
00439 ;
00440 ;
00441 ;
00442 ;
00443 ;
00444 ;
00445 ;
00446 ;
00447 ;
00448 ;
00449 ;
00450 ;
00451 ;
00452 ;
00453 ;
00454 ;
00455 ;
00456 ;
00457 ;
00458 ;
00459 ;
00460 ;
00461 ;
00462 ;
00463 ;
00464 ;
00465 ;
00466 ;
00467 GetData
00468      clrf   TIMEOUTLO
00469      clrf   TIMEOUTH
00470 CheckBitPosition
00471      movlw  .9
00472      xorwf  BITNBR,W
00473      btfsz  STATUS,Z
00474      goto  GetStopbit
00475
00476      btfsz  PORTE, RSLINEPIN
00477      bcf   STATUS,C
00478      btfsz  PORTE, RSLINEPIN
00479      bsf   STATUS,C
00480      rrf   COMBUFFER,F
00481
00482 GetDataSetTMR
00483      incf  BITNBR,F
00484      comf  BITLENGTH,W

```

Timer 0 has been set up to return here in time to test the incoming bit midway through the bit time. This function samples the bit and rotates the bit value into the data buffer.

If it was an identifier byte, we call DecodeIDTable to figure out what to do next (Receive message, transmit message or ignore message). If it was a data byte, it is stored in the buffer previously set up by the call to DecodeIDTable. When the all data has been received, the checksum is calculated and compared against the transmitted value. If there are no errors, the FCOMPLETE flag is set to signal that the buffer should be processed.

We sample after TMR0 overflows, the routine copies the pin value into the communication buffer and at checks the stopbit level to see if the data is correct. After receiving all bits of a byte there are two possibilities.

1. The received byte is the identifier byte. At this point the routine analyzes the byte to either set up the receive buffer, transmit buffer or neither as designated by the function "DecodeIDTable".
2. The received byte is a data byte of the response frame. The data is stored in the receive buffer and the value is added with the previous carry to build a modulo 256 checksum. The last byte is the message checksum, which is compared with the calculated checksum to check for message integrity.

0081 ; delay of 13 cycles
0081 01A2 ; reset the timeout counter
0082 01A3
0083
0083 3009 ; how many bits left
0084 0629 ; stopbit received ?
0085 1903 ; no : copy receive pin value
0086 2891 GetStopbit
0087 1C06 ; copy portvalue in data buffer
0088 1003 ; using the Carryflag
0089 1806
008A 1403
008B 0CB1
008C
008C 0AA9 ; count received bit
008D 092A ; and center TMR0 to next bit

```

008E 3E1F      addlw      (.31)      ; with the correct value
008F 0081      movwf     TMR0
0090 28BD      goto      GetDataEnd

0091      00489    GetStopbit
0091 1C06      btfs     PORTB,RSLINEPIN      ; check polarity of stopbit
0092 15AE      bsf      ERRORFLAGS,FBITERROR ; if low level set error flag

0093 18AF      btfs     COMFLGAS,FID          ; if identifier byte is received
0094 28AF      goto      GetAction           ; check this byte to initialize
                                ; the commanded slave mode
0095 032B      decf     DATABLOCKLENGTH,W    ; else if all bytes came in
0096 1903      btfs     STATUS,Z            ; the last byte is the Checksum
0097 28A7      goto      GetCheckCRC        ; else wait for the next byte
0098 03AB      decf     DATABLOCKLENGTH,F

0099 082E      movf     ERRORFLAGS,W        ; check if there are no errors
009A 1D03      btfs     STATUS,Z            ; if an error has detected
009B 28A5      goto      SetNextLoc         ; don't store the value

009C 1AAF      btfs     COMFLGAS,FLISTENONLY ; or if slave monitors line
009D 28A5      goto      SetNextLoc         ; ignore the next steps

009E 0830      movf     BUFFERPTR,W         ; get pointer
009F 0084      movwf    FSR                 ; and point to location
00A0 0831      movf     COMBUFFER,W         ; catch the actual data
00A1 0080      movwf    INDF                ; and ship it into the block

00A2 07B2      addwf    DATACRC,F           ; add new data into CRC
00A3 1803      btfs     STATUS,C            ; add carry if mod 256
00A4 0AB2      incf     DATACRC,F           ; produces an overflow

00A5      00521    SetNextLoc
00A5 0AB0      incf     BUFFERPTR,F         ; point to next location
00A6 28B0      goto      InitGetData

00A7      00525    GetCheckCRC
00A7 1AAF      btfs     COMFLGAS,FLISTENONLY ; ignore checksum calculation
00A8 28B7      goto      GetDataFinish      ; if slave reads only messages

00500      00530    generate sum of inverted mod 256 over data block plus CRC is 0xFF
00501      00531    calculate 0xFF - SUM[RSDATAFIELD] = received CRC

```

```

00532                ; do the complement of CRC
00A9 30FF          movlw 0xFF
00AA 0632          xorwf DATACRC,W
00AB 0631          xorwf COMBUFFER,W
00AC 1D03          btfsz STATUS,Z
00AD 152E          bsf  ERRORFLAGS,FCRCERROR
00AE 28B7          goto  GetDataFinish
00AF              GetAction
00AF 212C          call  CheckIdentifierByte
00543
00544 InitGetData
00B0 01A9          clr  BITNBR
00B1 1DAF          btfsz COMFLAGS,FTXDATA
00B2 28BA          goto  GetDataFinish+3
00548
00B3 120B          bcf  INTCON,INTE
00B4 092A          comf  BITLENGTH,W
00B5 0081          movwf TMR0
00B6 28BD          goto  GetDataEnd
00553
00554 GetDataFinish
00B7 30C0          movlw 0xC0
00B8 05AF          andwf COMFLAGS,F
00B9 172F          bsf  COMFLAGS,FCOMLETE
00BA 3010          movlw 0x10
00BB 008B          movwf INTCON
00BC 0181          clr  TMR0
00561
00562 GetDataEnd
00563 ;            bcf  INTCON,T0IF
00564             goto  IntrEnd
00565
00566 ; ---- PutData -----
00567 ;
00568 ; This routine shifts out all wanted databits including a start and stopbit
00569 ; By setting the stopbit the routine will calculate the mod256 checksum
00570 ; and after all outgoing databit the checksum byte will be sent out.
00571 ;
00572
00573 PutData
00BE 01A2          clr  TIMEOUTLO
00BF 01A3          clr  TIMEOUTHI
00576
00C0 0829          movf  BITNBR,W
00C1 1003          bcf  STATUS,C

```

```

00C2 1903          btfs  STATUS,Z
00C3 28D7          goto  SetStartbit
                                ; if all bits are out
                                ; do the stopbit
00C4 0829          movf  BITNBR,W
00C5 3A09          xorlw .9
00C6 1903          btfs  STATUS,Z
00C7 28E3          goto  SetStopbit
                                ; else copy bits into C
                                ; get Portvalue
                                ; clear used bit
                                ; and then set txline value
                                ; if nessasary
00C8          ShiftDataOut
00C8          rrf  COMBUFFER,F
00C9 0806          movf  PORTB,W
00CA 39EF          andlw ((1<<TXLINEPIN)^0xFF)
00CB 1803          btfs  STATUS,C
00CC 3810          lorlw (1<<TXLINEPIN)
00CD 0086          movwf PORTB
                                ; shift carry into variable
                                ; test polarity of incoming bit
                                ; maskout of the indicated bit
                                ; if same polarity it's okay
00CE          CheckBitPending
00CE          rlf  DUMMY,F
00CF 0606          xorwf PORTB,W
00D0 3901          andlw (1<<RSLINEPIN)
00D1 1D03          btfs  STATUS,Z
00D2 15AE          bsf  ERRORFLAGS,FBITERROR
                                ; preload timer with bitlength
                                ; correct the timer
00D3          PutDataSetTMR0
00D3          comf  BITLENGTH,W
00D4 3E27          addlw (.39)
00D5 0081          movwf TMR0
00D6 28F7          goto  PutDataEnd
                                ; and point to it
                                ; fetch the actual data
00D7          SetStartbit
00D7          bcf  PORTB,TXLINEPIN
00D8 0830          movf  BUFFERPTR,W
00D9 0084          movwf FSR
00DA 0800          movf  INDF,W
00DB 00B1          movwf COMBUFFER
                                ;
                                ; generate CRC with MOD 256 -> DATACRC = COMBUFFER + DATACRC + Carry
                                ;
00DC          CalculateTxCRC
00DC          addwf DATACRC,F
00DD 1803          btfs  STATUS,C
00DE 0AB2          incf  DATACRC,F
00DF 092A          comf  BITLENGTH,W
00E0 3E2E          addlw (.46)
00E1 0081          movwf TMR0
00E2 28F7          goto  PutDataEnd

```

```

00E3      00E3      30FF      00626      SetStopbit
00E4      00E4      00A9      00627      movlw      -1
00E5      00E5      1606      00628      movwf     BITNBR
00E6      00E6      0181      00629      bsf      PORTB, TXLINEPIN
00E7      00E7      0AB0      00630      clrf     TMR0
00E8      00E8      03AB      00631      incf     BUFFERPTR, F
00E9      00E9      082B      00632      decf     DATABLOCKLENGTH, F
00EA      00EA      1903      00633      movf     DATABLOCKLENGTH, W
00EB      00EB      28F4      00634      btfs    STATUS, Z
00EC      00EC      3A01      00635      goto    PutDataFinish
00ED      00ED      1D03      00636      .1
00EE      00EE      28F7      00637      xorlw   STATUS, Z
00EF      00EF      30FF      00638      btfs    STATUS, Z
00F0      00F0      06B2      00639      goto    PutDataEnd
00F1      00F1      3032      00640
00F2      00F2      00B0      00641 ;
00F3      00F3      28F7      00642 ; generate inverted MOD256 Checksum
00F4      00F4      01AF      00643 ; COMBUFFER = DATACRC XOR 0xFF, so SUM(TxData_field)+DATACRC = 0xFF
00F5      00F5      172F      00644 ;
00F6      00F6      160B      00645
00F7      00F7      0AA9      00646 SetPtr2CRC
00F8      00F8      30F0      00647      movlw   0xFF
00F9      00F9      058B      00648      xorwf   DATACRC, F
00FA      00FA      168B      00649
00FB      00FB      0821      00650      movlw   DATACRC
00FC      00FC      0000      00651      movwf   BUFFERPTR
00FD      00FD      0000      00652      goto    PutDataEnd
00FE      00FE      0000      00653
00FF      00FF      0000      00654 PutDataFinish
0100      0100      0000      00655      clrf   COMFLAGS
0101      0101      0000      00656      bsf   COMFLAGS, FCOMPLETE
0102      0102      0000      00657      bsf   INTCON, INTE
0103      0103      0000      00658
0104      0104      0000      00659 PutDataEnd
0105      0105      0000      00660      incf   BITNBR, F
0106      0106      0000      00661
0107      0107      0000      00662 ; ---- IntrEnd -----
0108      0108      0000      00663 ;
0109      0109      0000      00664 ; Restore the saved registers and clear the interrupt flags, return from
0110      0110      0000      00665 ; interrupt.
0111      0111      0000      00666
0112      0112      0000      00667 IntrEnd
0113      0113      0000      00668      movlw   0xF0
0114      0114      0000      00669      andwf   INTCON, F
0115      0115      0000      00670      bsf   INTCON, IOIE
0116      0116      0000      00671
0117      0117      0000      00672      movf   COPYSTATUS, W

```

```

00FC 0083          movwf STATUS
00FD 0EA0          swapf COPYWREG,F
00FE 0E20          swapf COPYWREG,W
00FF 0009          retfie

00673          movwf STATUS
00674          swapf COPYWREG,F
00675          swapf COPYWREG,W
00676          retfie
00677
00678          ; and fetch old W from further
00679          ; ram bank
00680          ;
00681          ; ##### subroutines #####
00682          ; ##### init_LinSlave #####
00683          ;
00684          ; clears all ram locations which are used from the linslave and initializes
00685          ; the portpins and interruptflags
00686          ;
00687          ;
00688          InitLinSlave
00689          movlw LINSLAVERAM
00690          movwf FSR
00691          movlw LINSLAVEBLOCKLENGTH
00692          ClearLinUsedRAM
00693          clrf INDF
00694          incf FSR,F
00695          movf FSR,W
00696          sublw (LINSLAVEBLOCKLENGTH+LINSLAVERAM)
00697          btfss STATUS,Z
00698          goto ClearLinUsedRAM
00699          ;
00700          bsf PORTB,TXLINEPIN
00701          bsf STATUS,RP0
00702          bsf PORTB,RSLINEPIN
00703          bcf PORTB,TXLINEPIN
00704          movlw 0x08
00705          movwf OPTION_REG
00706          bcf OPTION_REG,INTE
00707          bcf STATUS,RP0
00708          bcf INTCON,INTF
00709          bcf INTCON,INTE
00710          bsf INTCON,GIE
00711          return
00712          ;
00713          ; ##### InitWakeUpLIN #####
00714          ;
00715          ; This wakes up the bus by pulling the bus low for 7 bit times followed by
00716          ; a high stop bit. This would be used after the bus had been put to sleep,
00717          ; and the node needs to wake up the bus. One the bus has reawakened, the

```



```

00718 ; master starts polling the slaves to find out why.
00719 ;
00720
00721 InitWakeUpLIN
00722     movf    BITLENGTH,W
00723     btfs   STATUS,Z
00724     goto   InitWakeUpEnd
00725     movlw  .1
00726     movwf  DATABLOCKLENGTH
00727     movlw  0x80
00728     movwf  DATACRC
00729     movlw  DATACRC
00730     movwf  BUFFERPTR
00731     clrf  BITNBR
00732     bsf   COMFLAGS,FTXDATA
00733
00734     clrf  TMR0
00735
00736     movlw  0xA0
00737     movwf  INTCON
00738     btfs   COMFLAGS,FTXDATA
00739     goto  $-1
00740     bcf   COMFLAGS,FSLEEPMODE
00741     InitWakeUpEnd
00742     return
00743
00744 ; ### CheckIdentifierByte #####
00745 ;
00746 ; this function is called by interrupt after the synch break and synch byte
00747 ; is detected and the bitlength is calculated.
00748 ; The identifier byte is read from bus and at this point the byte will be
00749 ; checked if odd/even parity bis are correct, then extract the blocklength
00750 ; and ID number and in dependence of the ID the handler mode will be set.
00751 ;
00752 ;
00753     DatablockLengthTable
00754     addwf  PCL,F
00755     DT    3,3,5,9
00756
00757
00758     CheckIdentifierByte
00759     clrf  COMFLAGS
00760     movf  COMBUFFER,W
00761     xorlw 0x80
00762     btfs  STATUS,Z
00763     goto  ActionBusSleep
0115
0115     082A
0116     1903
0117     2926
0118     3001
0119     00AB
011A     3080
011B     00B2
011C     3032
011D     00B0
011E     01A9
011F     15AF
0120     0181
0121     30A0
0122     008B
0123     19AF
0124     2923
0125     13AF
0126     0008
0127
0127     0753
0127     0754
0128     3403
0128     3405
0128     3409
012C
012C     01AF
012D     0831
012E     3A80
012F     1903
0130     29A0

```

```

0131      01A9      00764      CheckEvenParityBit6      ; count ones for even parity
0131      01A9      00765      clrf      BITNBR
0132      1831      00766      btfs     COMBUFFER,0
0133      0AA9      00767      incf     BITNBR,F
0134      18B1      00768      btfs     COMBUFFER,1
0135      0AA9      00769      incf     BITNBR,F
0136      1931      00770      btfs     COMBUFFER,2
0137      0AA9      00771      incf     BITNBR,F
0138      1A31      00772      btfs     COMBUFFER,4
0139      0AA9      00773      incf     BITNBR,F
013A      1B31      00774      btfs     COMBUFFER,6
013B      0AA9      00775      incf     BITNBR,F
013C      1829      00776      btfs     BITNBR,0
013D      294A      00777      goto    SetParityError
013E      013E      00778      CheckOddParityBit7      ; count ones for odd parity
013E      01A9      00779      clrf     BITNBR          ; and invert
013F      18B1      00780      btfs     COMBUFFER,1
0140      0AA9      00781      incf     BITNBR,F
0141      19B1      00782      btfs     COMBUFFER,3
0142      0AA9      00783      incf     BITNBR,F
0143      1A31      00784      btfs     COMBUFFER,4
0144      0AA9      00785      incf     BITNBR,F
0145      1AB1      00786      btfs     COMBUFFER,5
0146      0AA9      00787      incf     BITNBR,F
0147      1FB1      00788      btfs     COMBUFFER,7
0148      0AA9      00789      incf     BITNBR,F
0149      1829      00790      btfs     BITNBR,0
014A      14AE      00791      SetParityError          ; set parity error bit
014A      14AE      00792      bsf     ERRORFLAGS,FIDPARITYERROR ; if there is an error
014B      014B      00793      GetPreID
014B      0831      00794      movf    COMBUFFER,W
014C      393F      00795      andlw  0x3F
014D      00AC      00796      movwf  PREIDNUMBER
014E      014E      00797      DecodeBlockLength
014E      3001      00798      movlw  high DataBlockLengthTable ; get address of decoder table
014F      008A      00799      movwf  PCLATH
0150      0E31      00800      swapf  COMBUFFER,W
0151      3903      00801      andlw  .3
0152      2127      00802      call   DataBlockLengthTable ; switches bit3,4 into bit0,1
0153      00AB      00803      movwf  DATABLOCKLENGTH ; kill the rest
                                ; and decode the result
                                ; store the used blocklength
                                ; including the checksum byte
00810

```

```

0154 01B2 c.lrf  DATAARC ; initialize the checksum
0155 01AE c.lrf  ERRORFLAGS ; and error flag register
0156 162F DecodeIdNumber
0156 bsf  COMFLG,FCOMDATA ; set communication flag
0157 3001 movlw HIGH DecodeIDTable ; initial the high program
0158 008A movwf PCLATH ; counter with table address
0159 0831 movf COMBUFFER,W ; get the buffer value
015A 390F andlw .15 ; save ID number
015B 00AD movwf IDNUMBER ; generate the jump width
015C 00B1 movwf COMBUFFER ; by multiplying id with
015D 0DB1 rlf COMBUFFER,F ; four and do the jump
015E 0D31 rlf COMBUFFER,W ; by manipulating the PCL
015F 0782 addwf PCL,F
0827
0828 ; ---- DecodeIDTable -----
0829 ;
0830 ; Decode table using the ID numbers
0831 ;
0832 ; This is the point where the user can decide how the slave will react on
0833 ; the decoded identifier number. Also he can decide where the received data
0834 ; will be stored or where the send data come from.
0835 ;
0836 ; Three modes are possible:
0837 ; MacroRsMode (ptr) -> read data from bus and save
0838 ; it in the provided buffer (ptr)
0839 ; MacroTxMode (ptr) -> send data out on bus from the
0840 ; provided buffer.
0841 ; MacroLstMode -> only monitor the bus
0842 ;
0843 ; In the monitoring mode the user has the possibility to use the value of
0844 ; the PREIDNUMBER to handle 64 commands without any data messages.
0845
0846 DecodeIDTable
0847 MacroLstMode
0847 bsf  COMFLG,FLISTENONLY ; indicates the receive mode
M nop ; without saving the received data
M nop ; this is necessary to have
M retlw 0 ; a correct jump table length
0848 MacroTxMode ( BUTTONPRESSED1 ) ; ID1: Transmit the button press counts
M bsf  COMFLG,FTXDATA ; indicates the transmission mode
M movlw ( BUTTONPRESSED1 ) ; get the wanted ram location
M movwf BUFFERPTR ; where the data will read from
M ; and initialize the pointer
0160 0160 16AF MacroLstMode
0161 0000 M nop
0162 0000 M nop
0163 3400 M retlw 0
0164 15AF M MacroTxMode ( BUTTONPRESSED1 ) ; ID1: Transmit the button press counts
0165 3033 M bsf  COMFLG,FTXDATA ; indicates the transmission mode
0166 00B0 M movlw ( BUTTONPRESSED1 ) ; get the wanted ram location
M movwf BUFFERPTR ; where the data will read from
M ; and initialize the pointer

```

```

0167 3400 M retlw 0
0168 16AF M MacroLstMode
0169 0000 M bsf COMFLAGS,FLISTENONLY
016A 0000 M nop
016B 3400 M nop
016C 16AF M MacroLstMode
016D 0000 M bsf COMFLAGS,FLISTENONLY
016E 0000 M nop
016F 3400 M nop
0170 152F M MacroRsmode ( COMPLEDI )
0171 303B M bsf COMFLAGS,FRSDATA
0172 00B0 M movlw ( COMPLEDI )
0173 3400 M movwf BUFFERPTR
0174 16AF M MacroLstMode
0175 0000 M bsf COMFLAGS,FLISTENONLY
0176 0000 M nop
0177 3400 M nop
0178 16AF M MacroLstMode
0179 0000 M bsf COMFLAGS,FLISTENONLY
017A 0000 M nop
017B 3400 M nop
017C 16AF M MacroLstMode
017D 0000 M bsf COMFLAGS,FLISTENONLY
017E 0000 M nop
017F 3400 M nop
0180 16AF M MacroLstMode
0181 0000 M bsf COMFLAGS,FLISTENONLY
0182 0000 M nop
0183 3400 M nop
0184 16AF M MacroLstMode
0185 0000 M bsf COMFLAGS,FLISTENONLY

```

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; ID4: Receive LED counters
; indicates the receive mode
; get the wanted ram location
; where the data will stored
; and initialize the pointer

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

; indicates the receive mode
; without saving the received data
; this is necessary to have
; a correct jump table length

```

0186      0000      M      nop
0187      3400      M      retlw 0
0188      16AF      M      MacroLstMode
0189      0000      M      bsf COMFLAGS,FLISTENONLY
018A      0000      M      nop
018B      3400      M      nop
018C      16AF      M      MacroLstMode
018D      0000      M      bsf COMFLAGS,FLISTENONLY
018E      0000      M      nop
018F      3400      M      nop
0190      16AF      M      MacroLstMode
0191      0000      M      bsf COMFLAGS,FLISTENONLY
0192      0000      M      nop
0193      3400      M      nop
0194      16AF      M      MacroLstMode
0195      0000      M      bsf COMFLAGS,FLISTENONLY
0196      0000      M      nop
0197      3400      M      nop
0198      16AF      M      MacroLstMode
0199      0000      M      bsf COMFLAGS,FLISTENONLY
019A      0000      M      nop
019B      3400      M      nop
019C      16AF      M      MacroLstMode
019D      0000      M      bsf COMFLAGS,FLISTENONLY
019E      0000      M      nop
019F      3400      M      nop
00857     00857     M      ActionBusSleep
00858     00858     M      Arriving on this sequence the master will not longer talk to the
00859     00859     M      slaves so he gives the command to hangup the line.
00860     00860     M      After finishing the bus read the main task is able to activate
00861     00861     M      the wakeup sequence to give the master the directive to reactivate
00862     00862     M      the communication.
00863     00863     M
00864     00864     M
00865     00865     M
00866     00866     M
00867     00867     M
00868     00868     M
00869     00869     M
00870     00870     M
00871     00871     M

```

```

00872
00873 ActionBusSleep
00874     bsf     COMFLG,FSLEEPMODE
00875     movlw   .3
00876     movwf  DATABLOCKLENGTH
00877     movlw   0x80
00878     movwf  IDNUMBER
00879     MacroRsMode ( RSDATAFIELD )
00880     bsf     COMFLG,FRSDATA
00881     movlw  ( RSDATAFIELD )
00882
00883     M
00884     M
00885     M
00886     M
00887     M
00888     M
00889     M
00890     M
00891     M
00892     M
00893     M
00894     M
00895     M
00896     M
00897     M
00898     M
00899     M
00900     M
00901     M
00902     M
00903     M
00904     M
00905     M
00906     M
00907     M
00908     M
00909     M
00910     M
00911     M
00912     M
00913     M

00881 ; ##### MAIN #####
00883 Main
00884
00885     movlw   .10
00886     movwf  COMPERATOR
00887     movwf  DEBOUNCECOUNTER
00888
00889     clrf   EDGEDETECT
00890
00891     bsf   STATUS,RPO
00892     movlw 0x1F
00893     movwf PORTB
00894     bcf   STATUS,RPO
00895
00896     call  InitLinSlave
00897
00898 MainLoop
00899     btfss COMFLG,FCOMPLETE
00900     goto  CheckLevel
00901
00902     bcf   COMFLG,FCOMPLETE
00903     movlw (1<<LED3)
00904     xorwf PORTB,F
00905
00906 CheckLevel
00907     movf  COMPERATOR,W
00908     subwf COMPLED1,W
00909     btfss STATUS,C
00910     goto  CheckNextLevel
00911
00912     clrf  COMPLED1
00913     movlw (1<<LED1)

; decomp length control bits
; set identifier on sleep id
; save the two received bytes
; indicates the receive mode
; get the wanted ram location
; where the data will stored
; and initialize the pointer

; after x counts set LED1&2 on

; set PORTB..5 as output
; to manage LEDs

; initialize linbus functions

; message frame complete ?
; no -> do rest of main task

; clear flag
; and toggle LED

; compare delimiter
; with first value
; if not equal
; check next value

; else manipulate value
; and toggle LED1

```

```

01BD 0686      00914  xorwf  PORTB,F
01BE      00915
01BE 0845      00916  CheckNextLevel
01BE      00917      movf  COMPERATOR,W
01BF 023C      00918  subwf  COMPLETED,W
01C0 1C03      00919  btfs  STATUS,C
01C1 29C5      00920  goto  TestButtons
01C2 01BC      00921
01C2      00922      clrf  COMPLETED
01C3 3040      00923  movlw  (1<<LED2)
01C4 0686      00924  xorwf  PORTB,F
01C5      00925
01C5      00926  TestButtons
01C5 0BC8      00927  decfsz DEBOUNCECOUNTER,F
01C6 29B2      00928  goto  MainLoop
01C6      00929
01C6      00930
01C7 3006      00931  movlw  (1<<BUTTON1) | (1<<BUTTON2)
01C8 0506      00932  andwf  PORTB,W
01C9 00C9      00933  movwf  COPYPORTB
01CA      00934
01CA      00935  CheckEdgeChange
01CA 064A      00936  xorwf  EDGEDETECT,W
01CB 0549      00937  andwf  COPYPORTB,W
01CC 1903      00938  btfs  STATUS,Z
01CD 29D7      00939  goto  ButtonTestEnd
01CE 00C8      00940
01CE      00941  movwf  DEBOUNCECOUNTER
01CF      00942
01CF      00943  RisingEdgeButton1
01CF 3002      00944  movlw  (1<<BUTTON1)
01D0 0548      00945  andwf  DEBOUNCECOUNTER,W
01D1 1D03      00946  btfs  STATUS,Z
01D2 0AB3      00947  incf  BUTTONPRESSED1,F
01D3      00948
01D3      00949  RisingEdgeButton2
01D3 3004      00950  movlw  (1<<BUTTON2)
01D4 0548      00951  andwf  DEBOUNCECOUNTER,W
01D5 1D03      00952  btfs  STATUS,Z
01D6 0AB4      00953  incf  BUTTONPRESSED2,F
01D7      00954
01D7      00955  ButtonTestEnd
01D7 0849      00956  movf  COPYPORTB,W
01D8 00CA      00957  movwf  EDGEDETECT
01D9 300A      00958
01DA 00C8      00959  movlw  .10
01DA      00960  movwf  DEBOUNCECOUNTER

```

```
01DB 29B2      00961      goto MainLoop      ; and do the loop again
                00962
                00963      end
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0000 : X--XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
MPASM 02.30.09 Intermediate LINSLAVE.ASM 1-27-2000 9:57:59      PAGE 25
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
00C0 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0100 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0140 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0180 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
01C0 : XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
2000 : -----X-----
All other memory blocks unused.
Program Memory Words Used: 473
Program Memory Words Free: 1575
```


NOTES:

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable”.
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



MICROCHIP

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02