INTRODUCTION

GPIO expanders provide easy I/O expansion using standard serial interfaces. GPIO products are used to increase the I/O on an MCU or provide remote I/O using a serial interface.

This application note discusses the feature set and use of the MCP23X08/17 (8-bit and 16-bit) GPIO Expanders.

The MCP23X08 are 8-bit GPIO Expanders:
- MCP23008: I²C™ Interface
- MCP23S08: SPI Interface

The MCP23X17 are 16-bit GPIO Expanders:
- MCP23017: I²C Interface
- MCP23S17: SPI Interface

The functions and features of the MCP23X08 and MCP23X17 are basically the same, except where otherwise noted.

FEATURES

This application note discusses some of the features of the MCP23X08/17 and how they may be used in an application:
- I/O Port Description
- 8/16-Bit Mode (MCP23X17 only)
- Interrupt Features
  - Mapping Interrupts
  - Mirroring Interrupts (MCP23X17 only)
  - Servicing Interrupts
- Internal Address Pointer Control
- Hardware Address Pin on SPI

I/O PORT DESCRIPTION

The I/O port is highly configurable for maximum flexibility. Figure 1 is a simplified block diagram of an I/O port pin. The port can either drive logic levels on the pin, or read logic levels from the pad. The level on the pad can be read at any time, regardless if the pin is configured as an input or an output.

The IODIR register controls the direction of the pins (input or output). More specifically, the IODIR registers simply enables/disables the output driver. When the driver is activated (IODIR = 0), the pad is driven to the state in the latch register (OLAT). When deactivated (IODIR = 1), the driver is high impedance.

The I/O port has multiple, individual configurations. Each pin can...
- ...be configured as an input. The output driver is disabled (high impedance)
- ...be configured as an output. The output driver is enabled and the value in the latch is driven on the pin.
- ...enable a weak pull-up resistor
- ...emulate an open-drain configuration. This is accomplished by clearing the output latch (OLAT) bit to a zero and using the direction register (IODIR) to set the level on the pin. A pull-up resistor is required to pull the pin to voltage when the pin is an input
  - To drive a 0: configure the pin as an output (IODIR = 0) so the port drives whatever is in OLAT (logic 0 in this case)
  - To float a 1: set the pin as an input (IODIR = 1). The output driver is disabled and the pull-up resistor pulls the pin to a logic 1
8/16 BIT MODE (MCP23X17 ONLY)

The MCP23X17 has the unique ability to appear to the MCU as either two (2) 8-bit GPIO expanders, or as a single 16-bit GPIO expander.

This is accomplished by splitting the 16 I/O ports into two separate 8-bit I/O ports (Port A and Port B) via IOCON.bank.

Each port has a group of dedicated registers. Table 1 shows how the register groups (Port A and Port B) are mapped when in 8-bit or 16-bit mode.

**Note:** Unlike all other registers which are not shared between the two ports (Port A and Port B), there is one register (IOCON), which is shared between the ports and affects both equally.

### 8-Bit Mode:

When in 8-bit mode, the ports’ registers are separated:
- Port A register addresses range from 00h – 0Ah
- Port B register addresses range from 10h – 1Ah

### 16-bit Mode:

When in 16-bit mode, the ports’ registers are interleaved to emulate 16-bit wide registers:
- Port A and Port B register addresses range from 00h – 15h. The registers are still addressed as 8-bit ports, meaning that the 16-bit mapping pair is always an even number (e.g., IODIR starts at 00h, IPOL starts at 02h, etc.)
INTERRUPT FEATURES

The MCP23X08 has one interrupt pin and the MCP23X17 has two interrupt pins.

For the MCP23X17, each interrupt pin is associated with an 8-bit port. INTA is associated with Port A and INTB is associated with Port B.

Interrupt Mapping

The MCP23X17 interrupt pins can be mapped in two ways (see Figure 2) as controlled by IOCON.MIRROR:

1. Interrupt pins operate independently. INTA reflects interrupt conditions on Port A and INTB reflects interrupt conditions on Port B.
2. Both interrupt pins go active when an interrupt occurs on either port.

Interrupt Polarity and Open-Drain

The interrupts can be configured to operate in three modes:

1. Active-High.
2. Active-Low.
3. Open-Drain.

The interrupt polarity and open-drain is configured via INTPOL and ODR bits in the IOCON register.

Note: For the MCP23X17, the polarity and open-drain configuration of the INTA and INTB pins are not independent. Both pins are configured the same.

Interrupt Conditions

There are several configurable interrupt conditions which allow flexible configurations.

INTERRUPT-ON-PIN-CHANGE

Pins configured for interrupt-on-pin-change will cause an interrupt to occur if a pin changes to the opposite state. The default state is reset after an interrupt is serviced. For example, an interrupt occurs by an input changing from 1 to 0. The interrupt is then serviced while the pin state is still 0 by reading GPIO or INTCAP register. The new initial state for the pin is a logic 0. Likewise, if the pin is toggled back to a logic 1 before servicing the interrupt, the new default state is a logic 1.

The interrupt condition is cleared by reading either INTCAP or GPIO register. The new pin state default is set when the interrupt is cleared.

INTERRUPT-ON-CHANGE FROM DEFVAL REGISTER VALUE

Pins configured for interrupt-on-change from register value will cause an interrupt to occur if the corresponding input pin differs from the register bit. The interrupt condition will remain as long as the condition exists, regardless if the INTCAP or GPIO is read.

For example, if DEFVAL<0> = 0. An interrupt will occur if the pin changes to a logic 1 and the interrupt will remain as long as the pin remains a logic 1. The interrupt condition will clear if the pin changes back to a logic 0 and INTCAP or GPIO is read.

FIGURE 2: INTERRUPT BLOCK DIAGRAM
FIGURE 3: INTERRUPT-ON-PIN-CHANGE EXAMPLE

Given:
- GP3 configured to "interrupt-on-pin-change"
- INT pin configured for "active low"

FIGURE 4: INTERRUPT-ON-CHANGE-FROM-DEFVAL EXAMPLE

<table>
<thead>
<tr>
<th>GPINT7</th>
<th>GPINT6</th>
<th>GPINT5</th>
<th>GPINT4</th>
<th>GPINT3</th>
<th>GPINT2</th>
<th>GPINT1</th>
<th>GPINT0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IOC7</th>
<th>IOC6</th>
<th>IOC5</th>
<th>IOC4</th>
<th>IOC3</th>
<th>IOC2</th>
<th>IOC1</th>
<th>IOC0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DEF7</th>
<th>DEF6</th>
<th>DEF5</th>
<th>DEF4</th>
<th>DEF3</th>
<th>DEF2</th>
<th>DEF1</th>
<th>DEF0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

interrupt will occur if GP3 logic level = 1

Interrupt cleared and re-enabled

No affect on INT pin or INTCAP
INTERNAL ADDRESS POINTER CONTROL

Some slave serial devices automatically increment their internal address pointer after each byte is clocked by the master. This allows the master to sequentially access multiple registers without re-sending the write or read command.

Other slave devices do not automatically increment their internal address pointer.

The MCP23X08/17 family of devices have the ability to do either by configuring a control bit (IOCON.SEQOP). This allows maximum flexibility when accessing the registers.

FIGURE 5: 8-BIT MODE: ADDRESS POINTER DISABLED (MCP23008 EXAMPLE)

When the address pointer is DISABLED and the device is in 8-bit mode, the address pointer will not increment the address pointer.

For example, when configuring the device, it may be desirable to allow the address pointer to automatically increment so the device does not have to be re-addressed after every byte.

Likewise, when performing a continuous operation on a register (e.g., changing the outputs on a regular basis by writing to GPIO or OLAT), it may be beneficial to disable the address incrementing feature so that the register is always accessed without re-addressing the register.

See Figure 5 and Figure 6 for address pointer examples for the MCP23X08 8-bit devices and Figure 7 and Figure 8 for the MCP23X17 examples.
FIGURE 6: 8-BIT MODE: ADDRESS POINTER ENABLED (MCP23008 EXAMPLE)

When the address pointer is ENABLED and the device is in 8-bit mode, the address pointer will increment after every byte is clocked. The address pointer will roll over to 00h after exceeding 1Ah (which is the last location of Port B).

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Register</th>
<th>Addr = 09h</th>
<th>Data @ 09h</th>
<th>Data @ 0Ah</th>
<th>Data @ 10h</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP23X08</td>
<td>GPIOA</td>
<td>09</td>
<td>OLATA</td>
<td>0A</td>
<td>IODIRB</td>
</tr>
</tbody>
</table>

Note: The address pointer jumps from 0Ah to 10h when transitioning from Port A to Port B.

FIGURE 7: 16-BIT MODE: ADDRESS POINTER DISABLED (MCP23017 EXAMPLE)

When the address pointer is DISABLED and the device is in 16-bit mode, the address pointer will alternate between the register pair. Also, the initial address can be either register address (e.g., 14h or 15h) and the pointer will still alternate between the registers.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Register</th>
<th>Addr = 12h</th>
<th>Data @ 12h</th>
<th>Data @ 13h</th>
<th>Data @ 12h</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP23X17</td>
<td>INTCONB</td>
<td>09</td>
<td>IOCON</td>
<td>0A</td>
<td>IOCON</td>
</tr>
</tbody>
</table>
When the address pointer is **ENABLED** and the device is in 16-bit mode, the address pointer will increment after every byte is clocked. The address pointer will roll over to 00h after exceeding 15h.
HARDWARE ADDRESS PINS

Address pins are typically used on I²C devices to allow multiple devices with the same base slave address to operate on the bus.

Slave devices with SPI interfaces typically use only a chip select pin to select the device. This requirement consumes one MCU pin for every SPI device on the bus.

The “S” devices (MCP23S08 and MCP23S17) have SPI interfaces. These devices use a chip select for selecting the part, however, these parts also have hardware address pins, thereby giving the advantage of attaching multiple devices on the bus while only consuming one MCU pin for chip select (see Figure 9).

FIGURE 9: ADDRESS PINS ON SPI DEVICES

SUMMARY

The MCP23X08/17 family of GPIO Expanders have some unique features, giving the system and module engineer maximum flexibility when designing with the MCP23X08/17.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELoC, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SLEEP, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MIWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rFAB, rFICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.