ADN8830-EVAL TEC Controller Instructions
by Troy Murphy

BASIC CONNECTIONS
For basic operation, the TEC+ and TEC– pads on the right side of the board should be connected to the thermoelectric cooler. The temperature sensing thermistor must also be connected between the THERMIN and AGND pads on the left side. Power is applied to VDD at the top of the board with ground connected to GND. A minimum of 16-gauge wire is recommended for both power and ground wires to achieve best efficiency and lowest power supply ripple.

No connection is required for the SD pad because a pull-up resistor ensures that the ADN8830 is normally active. With no output current to the TEC, the board should draw no more than 15 mA of current. The AGND pad is a low noise ground and should not return to the power supply. It is simply a low noise ground reference.

The full schematic for the demo board is given in Figure 4.

SUPPLY VOLTAGE LIMITS
The maximum supply voltage for the demo board is 5.5 V. The minimum supply voltage is 3.3 V. It is recommended to power the TEC controller from a separate supply rail from the laser diode supply voltage to minimize noise injection into the laser diode.

The demo board is designed for a maximum sustained output current of 5.5 A. Although it continues to operate above 5.5 A, performance deteriorates in the form of lower efficiency and higher output ripple voltage. The nominal output ripple voltage using the board’s default clock frequency of 1 MHz is ±10 mV. More information on output ripple is provided in the ADN8830 data sheet.

ADJUSTING FREQUENCY AND PHASE
The demo board is configured to run from its internal clock at 1 MHz. To change the internal clock frequency, R5 should be changed according to the instructions in the ADN8830 data sheet. To drive the ADN8830 from an external clock connected to SYNCIN, R6 must be removed. Change R5 to the approximate frequency of the external clock to ensure that the ADN8830 PLL locks onto the external clock effectively. The external clock frequency must be between 200 kHz and 1 MHz for proper synchronization to occur.

The default phase shift on the board is approximately 135° and is set by the voltage dividers R2 and R4. Different phase shifts can be set by adjusting these resistors according to the ADN8830 data sheet.

ADJUSTING MAXIMUM TEC VOLTAGE
The demo board comes configured with the VLIM pin pulled to ground through 100 kΩ resistor R16. This deactivates the output voltage limiting and allows the TEC voltage to swing to the supply rails. To set a lower maximum output voltage across the TEC, apply a voltage to the VLIM pad according to the ADN8830 data sheet. This voltage is easily set with a resistive voltage divider, a voltage source, or a DAC.

The ADN8830 demo board is normally active, but can be shut down by applying a logic low voltage to the SD pad. This pin is pulled to VDD through a 100 kΩ resistor, so a connection to this pad is not required.

ADJUSTING TEMPSET
The TEMPSET voltage is set on the board through resistors R10 and R11. Using a 10 kΩ thermistor connected, the default TEMPSET voltage is set for a 25°C set point. A DAC can be easily connected to the TEMPSET pad to change the target temperature. If a DAC is used, it is important to connect its full-scale reference voltage to VREF from the demo board. This ensures the best resolution for target temperature.
When using the components on the demo board, and a laser diode module standard 10 kΩ thermistor with a 0/50 Beta value of 3892 (Alpha value of –4.39% at 25°C), use the following voltage table:

<table>
<thead>
<tr>
<th>Target Temp</th>
<th>TEMPSET Voltage</th>
<th>12-Bit Code</th>
<th>10-Bit Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>5°C</td>
<td>1.8811 V</td>
<td>110001001010</td>
<td>1100010011</td>
</tr>
<tr>
<td>10°C</td>
<td>1.7581 V</td>
<td>101101111101</td>
<td>1011011111</td>
</tr>
<tr>
<td>15°C</td>
<td>1.6340 V</td>
<td>101010101100</td>
<td>1010101011</td>
</tr>
<tr>
<td>20°C</td>
<td>1.5099 V</td>
<td>100111011100</td>
<td>1001110111</td>
</tr>
<tr>
<td>25°C</td>
<td>1.3857 V</td>
<td>100100001101</td>
<td>1001000011</td>
</tr>
<tr>
<td>30°C</td>
<td>1.2616 V</td>
<td>100000111110</td>
<td>1000001111</td>
</tr>
<tr>
<td>35°C</td>
<td>1.1375 V</td>
<td>011101101111</td>
<td>0111011011</td>
</tr>
<tr>
<td>40°C</td>
<td>1.0134 V</td>
<td>011010011110</td>
<td>0110100111</td>
</tr>
<tr>
<td>45°C</td>
<td>0.8881 V</td>
<td>010111001110</td>
<td>0101110011</td>
</tr>
</tbody>
</table>

Exact equations for alternative temperatures can be found in the ADN8830 data sheet.

The R7 value of 7.68 kΩ is selected for minimum temperature-to-voltage error across a temperature range of 5°C to 45°C, using the 10 kΩ thermistor specified previously. For an alternate temperature range or thermistor type, refer to the applications section in the ADN8830 data sheet to optimize R7. The VREF value used for calculation is 2.45 V.

ADJUSTING COMPENSATION LOOP

A compensation network is provided on the ADN8830 demo board to facilitate the device’s performance. Although this network may not have the optimum setting time for the particular laser module, it is stable across a wide range of laser modules. Setting within 0.1°C should occur within several seconds, depending on the temperature change step size and the laser power being dissipated, and is indicated by the green LED.

If the demo board does not settle to a fixed temperature, or an oscillation on the output voltage is observed, the compensation network needs to be adjusted. The simplest method for ensuring stability is to reduce the bandwidth of the compensation network, by increasing the integration capacitor C20. The trade-off is an increase in settling time, which may be required based on the laser module being controlled. Additional details on adjusting the compensation loop are given in the data sheet.

READING TEMPOUT AND VTEC

The ADN8830 TEMPOUT and VTEC pins can be read directly from their respective pads on the demo board. For more information on these outputs, refer to the ADN8830 data sheet.

EFFICIENCY MEASUREMENTS

With 1 A of constant output current from a 3.3 V supply, the efficiency of the ADN8830 demo board is measured at 90%. At lower clock frequencies, efficiency improves to 94%. To measure efficiency manually, simultaneously measure the exact supply current, supply voltage, TEC current, and TEC voltage. Use a low resistance ammeter for accurate measurements in the following configuration:

![Efficiency Measurements Configuration](image)

Outlet power is the output voltage multiplied by TEC current; supply power is supply voltage multiplied by supply current. The efficiency of the system is simply output power divided by supply power. It is important to subtract 6 mA from the supply current measurement because that is the current through the green Temp Good LED when it is on, and is not currently used by the ADN8830 itself. Figures 2 and 3 show the measured efficiency of the demo board.

![Efficiency Measurements Chart](image)
**BOARD LAYOUT AND COMPONENT SELECTION**

Figure 4 shows the complete demo board schematic. The board consists of four layers, including ground and power planes as shown in Figures 5 to 10. Circles in the drill guide in Figure 10 represent 10 mil via holes; squares represent 20 mil vias.

Both power and ground planes are split into two sections to separate switched output currents from low noise analog currents required by the input stage. Note the symmetry of the power and ground planes; this minimizes current flow path and resultant parasitic inductance of high frequency currents, which, in turn, reduces ground and power supply bounce.

The PWM output transistors and components are contained in the upper right area of the board to minimize trace resistances and potential switched noise injection into other traces.