

AN-694 APPLICATION NOTE

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106 • Tel: 781/329-4700 • Fax: 781/326-8703 • www.analog.com

Hot Swap and Blocking FET Control Using 2 × ADM1073 Hot Swap Controllers

by Alan Moloney

INTRODUCTION

In many –48 V hot swap systems, there is a blocking diode in series with the hot swapping FET. This component ensures that current can only flow into the load in one direction, preventing damage to the board in the case of reverse currents flowing. Figure 1 shows this implementation in an ADM1073 controlled system.

This solution can have serious power dissipation implications during normal operation due to the voltage drop across the blocking diode

where

$$P_{LOSS} = P_{FET} + P_{DIODE} + P_{QUIESCENT}$$

$$P_{DIODE} = (Load Current) \times (Diode Voltage Drop)$$

Note that P_{DIODE} will be responsible for a substantial portion of the total power loss (see Figure 1).

This is especially evident in applications where the average load current level is high and the total power losses are calculated across an entire system, which may consist of multiple racks of boards.



Figure 1. Blocking Diode in Series with Hot Swap FET

As explained in this application note, another solution for systems where this power loss is unacceptable is to replace the blocking diode with a blocking FET that has a low on resistance. A second ADM1073 can control this blocking FET. Figure 2 shows this solution on a plug-in board.

This solution will reduce the power dissipation during operation to

$$P_{LOSS} = P_{HSWAP-FET} + P_{BLK-FET} + P_{QUIESCENT}$$

where

 $P_{BLK-FET} = (Load Current)^2 \times (FET On Resistance)$

Note that $P_{BLK-FET}$ will be much smaller than P_{DIODE} and will therefore reduce the total power loss significantly.

The AN-694 Application Note should be consulted in conjunction with the ADM1073 data sheet.



Figure 2. Alternative Solution—Blocking FET Replaces Diode



Figure 3. Full Implementation of Dual ADM1073 Solution for Blocking FET and Hot Swap FET Control

DETAILED DESCRIPTION

Figure 3 shows a full implementation of a dual ADM1073 solution for blocking FET and hot swap FET control.

FET1 is the hot swap FET. This device must also have a low on resistance and a high reverse voltage capability. This device will be required to dissipate high power during startup, so a D2PAK device may be required. ADM1073(A) is the hot swap FET controller that controls FET1.

FET2 is the blocking FET. This device must have a low on resistance to minimize power dissipation and a high reverse voltage capability. This device will not have to dissipate as much power so a smaller package may be suitable (e.g., SOIC). ADM1073(B) is the blocking FET controller that controls FET2.

A single sense element, R_{SENSE} , can be used for both ADM1073 devices. With this method, the ADM1073(A) will limit forward load current to 100 mV/R_{SENSE}; the ADM1073(B) will limit reverse load current to 18 mV/100 mV.

Example Configuration for ADM1073(A)

The undervoltage level is set by R5 and R6. R5 = 500 k Ω ; R6 = 15 k Ω will normally give a UV rising threshold of 32.3 V and a UV falling threshold of 29.8 V. In this case, the UV rising level will actually be 32.9 V + FET1 body diode voltage drop (~1 V) and UV falling level will be 29.8 V + I²R of FET2.

The overvoltage level is set by R3 and R4. R3 = 400 k Ω ; R4 = 10 k Ω will normally give an OV rising threshold of 79.1 V and an OV falling threshold of 77.1 V. In this case, the OV falling level will actually be 77.1 V + FET2 body diode voltage drop (~1 V) and the OV rising level will be 79.1 V + l²R of FET1. The soft start time is set by C3. C3 = 2.2 nF = > t_{SS} = 0.9 ms.

The t_{ON} time is selected by the Ct_{ON} capacitor, e.g., Ct_{ON} = 82 nF gives a $t_{ON\ (MAX)}$ of 5.8 ms at –48 V.

The drain fold back (for FET SOA protection) is set with R7. A 5 M Ω resistor will be sufficient to charge a 470 μF load.

The dropper resistor R2 is set to 30 k Ω for normal operation.

The LATCHEDOFF output is tied back to the SOFTRESEAT input to give a continuous retry with a 5 second cooling off period under short-circuit condition.

The **RESET** input is used as the start-up control if it is required.

The PWRGD output is used as a hot swap completion flag, which is required.

The SUPPLYGOOD output is connected to the OV pin of the ADM1073(B) to provide a start-up signal to the ADM1073(B) based on the voltage detection in the ADM1073(A).

Example Configuration for ADM1073(B)

The SENSE and V_{EE} pins connect across the ADM1073(A) sense resistor with connections reversed, i.e., the ADM1073(B) SENSE pin is connected to the ADM1073(A) V_{EE} pin and the ADM1073(B) V_{EE} pin is connected to the ADM1073(A) SENSE pin. This will configure the ADM1073(B) to regulate current in FET2 only if it sees a reverse current flowing in the sense resistor.

The Undervoltage (UV) pin is tied to a resistor divider from the V_{IN} pin. The resistor values should be chosen so that the voltage on the UV pin is always above the UV threshold, e.g., $R9 = 500 \text{ k}\Omega$; $R10 = 250 \text{ k}\Omega = > V_{UV} = 4 \text{ V}$.

The Overvoltage (OV) pin is connected to the $\overline{\text{SUPPLY}}$ -GOOD output of the ADM1073(A) so that startup of the ADM1073(B) is controlled by the ADM1073(A). A resistor to V_{EE} on this pin ensures that the voltage on the OV pin does not exceed 5 V when the supply of the chip on the ADM1073(A) is high (e.g., $R8 = 800 \text{ k}\Omega = > OV = 4 \text{ V}$ when high plus pull-up from OV hysteresis, which will bring it up to V_{CC} of ADM1073(B) but not above this).

The Softstart (SS) pin is tied to V_{EE} . This fixes the reverse current control level at 18 mV, as opposed to up to 97.5 mV default. This limits the maximum reverse current to approximately 1/6th of the forward inrush current limit.

The t_{ON} pin is left open. If reverse current is detected, it will current limit at 18 mV/R_{SENSE} for only a few microseconds plus the time taken to charge the gate up to V_T of the FET (the retry duty cycle should be less than 10%). This will then retry seven times and then shut off, which should take no more than ~0.5 ms.

The DRAIN pin is unused, so it should be tied to V_{EE} .

The dropper resistor R2 is set to 30 k Ω for normal operation.

The LATCHEDOFF output is tied back to the SOFTRESEAT input. If reverse current saturation persists for more than 0.5 ms, the blocking FET will shut off completely and then retry after 5 seconds (e.g., if the input voltage is shorted for 100 ms, a small average reverse current would flow for 0.5 ms. The FET would switch off 5 seconds after the supply was good again, and the FET would turn back on and shunt the diode current).

The $\overline{\text{RESET}}$ function is unused, so leave the $\overline{\text{RESET}}$ pin disconnected.

The $\overline{\text{PWRGD}}$ function is unused, so leave the $\overline{\text{PWRGD}}$ pin disconnected.

The SUPPLYGOOD function is unused, so leave the SUPPLYGOOD pin disconnected.

Example Comparison for Power Dissipation Using Both Methods

Assumptions:

 $I_{LOAD} = 5 \text{ A}$ $R_{ONFET} = 10 \text{ m}\Omega$ $V_{DIODE} = 1 \text{ V}$

Standard configuration using hot swap FET and blocking diode:

Input Lower = 96 W Hot Swap Power Loss = $P_{FET} + P_{DIODE} + P_{QUIESCENT}$ = (5 × 5 × 0.01) + (5 × 1) + (48 × 0.0026) = 5.37 W

= 5.37 VV

(= 5.6% power loss)

New configuration using hot swap FET and blocking FET: Input Power = 96 W

Hot Swap Power Loss = $P_{HSWAP-FET} + P_{BLK-FET} + P_{QUIESCENT}$ = (5 × 5 × 0.01) + (5 × 5 × 0.01) + (48 × 0.0026)

= 0.62 W

(= 0.65% total power loss)

Table I. Results Based on Example ConfigurationDescribed Above

Solution	Power Loss	Percentage Loss
Standard Diode Solution	5.37 W	5.6%
Dual ADM1073 Solution	0.62 W	0.65%

E04578-0-11/03(0)